Difference between revisions of "AlifSemi CxEx"
(Created page with "__TOC__ The families of fusion processors and microcontrollers (MCUs) from Alif Semiconductor create a scalable and compatible continuum of highly integrated embedded processo...") |
m (→Debug Support) |
||
| (3 intermediate revisions by one other user not shown) | |||
| Line 4: | Line 4: | ||
==Debug Support== |
==Debug Support== |
||
| − | The J-Link support for the |
+ | The J-Link support for the Ensemble devices includes both Cortex-M55 cores, and both Cortex-A32 cores. |
| − | The user can configure the |
+ | The user can configure the accessibility of the cores with the Alif Security Toolkit. |
==On-Chip Memory Regions== |
==On-Chip Memory Regions== |
||
| Line 12: | Line 12: | ||
{| class="wikitable" |
{| class="wikitable" |
||
|- |
|- |
||
| − | ! Instance Name !! Size ( |
+ | ! Instance Name !! Size (mega bytes) || Memory region |
|- |
|- |
||
| − | | Bank 0 || |
+ | | Bank 0 || up to 5.75|| 0x80000000 - 0x805C0000 |
|} |
|} |
||
| Line 21: | Line 21: | ||
'''SETUP''' |
'''SETUP''' |
||
*J-Link software: V7.61e |
*J-Link software: V7.61e |
||
| − | *Embedded Studio: |
+ | *Embedded Studio: V6.13 |
*Hardware: DK-E7-BNDL-A1 Ensemble E7 Beta Development Kit (DevKit) with Baseboard + CPU Board |
*Hardware: DK-E7-BNDL-A1 Ensemble E7 Beta Development Kit (DevKit) with Baseboard + CPU Board |
||
| − | *Link: [[File: |
+ | *Link: [[File:AlifSemi_CxEx_TestProject_ES_V613.zip]] |
Revision as of 19:46, 29 March 2023
The families of fusion processors and microcontrollers (MCUs) from Alif Semiconductor create a scalable and compatible continuum of highly integrated embedded processor devices for use in low-end to high-end intelligent IoT end-point applications. Architected for power efficiency and long battery life, these devices deliver high computation and ML/AI capability, multi-layered security, computer vision, and highly interactive human-machine interface.
Debug Support
The J-Link support for the Ensemble devices includes both Cortex-M55 cores, and both Cortex-A32 cores. The user can configure the accessibility of the cores with the Alif Security Toolkit.
On-Chip Memory Regions
The internal flash is called MRAM:
| Instance Name | Size (mega bytes) | Memory region |
|---|---|---|
| Bank 0 | up to 5.75 | 0x80000000 - 0x805C0000 |
Example Application
The following example project was created with the SEGGER Embedded Studio project wizard and runs out-of-the-box on the Hilscher NetX90 evalboard. It is a simple Hello World sample linked into the internal flash. SETUP
- J-Link software: V7.61e
- Embedded Studio: V6.13
- Hardware: DK-E7-BNDL-A1 Ensemble E7 Beta Development Kit (DevKit) with Baseboard + CPU Board
- Link: File:AlifSemi CxEx TestProject ES V613.zip
