Difference between revisions of "Codasip L30"
(Created page with "The Codasip L30 is a 32-bit (RV32) core, designed by [https://codasip.com/products/codasip-risc-v-processors/ Codasip]. It is available in 2 variants: * L30 (no FPU) * L30F (i...") |
|||
| Line 9: | Line 9: | ||
= RTT support = |
= RTT support = |
||
| + | * RTT is automatically supported by J-Link if the core supports system bus access (SBA) |
||
| − | As the core does not support System Bus Access (SBA), RTT is not supported for this core. |
||
| + | * As SBA is a configuration option of the core, the configuration option must be chosen to have RTT support |
||
| − | = HSS |
+ | = HSS support = |
| + | See RTT. |
||
| − | As the core does not support System Bus Access (SBA), HSS is not supported for this core. |
||
Latest revision as of 10:17, 15 June 2021
The Codasip L30 is a 32-bit (RV32) core, designed by Codasip. It is available in 2 variants:
- L30 (no FPU)
- L30F (incl. FPU)
Minimum required J-Link software version
The L30 / L30F device selection is supported since V7.24 of the J-Link software.
RTT support
- RTT is automatically supported by J-Link if the core supports system bus access (SBA)
- As SBA is a configuration option of the core, the configuration option must be chosen to have RTT support
HSS support
See RTT.
