Codasip L50

From SEGGER Wiki
Revision as of 10:17, 15 June 2021 by Alex (talk | contribs) (Created page with "The Codasip L50 is a 32-bit (RV32) core, designed by [https://codasip.com/products/codasip-risc-v-processors/ Codasip]. It is available in 2 variants: * L50 (no FPU) * L50F (i...")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search

The Codasip L50 is a 32-bit (RV32) core, designed by Codasip. It is available in 2 variants:

  • L50 (no FPU)
  • L50F (incl. FPU)

Minimum required J-Link software version

The L50 / L50F device selection is supported since V7.24 of the J-Link software.

RTT support

  • RTT is automatically supported by J-Link if the core supports system bus access (SBA)
  • As SBA is a configuration option of the core, the configuration option must be chosen to have RTT support

HSS support

See RTT.

Retrieved from "https://wiki.segger.com/index.php?title=Codasip_L50&oldid=10244"