Infineon CYT2B6

From SEGGER Wiki
Revision as of 09:23, 12 April 2021 by Matthias (talk | contribs) (Created page with "'''CYT2B6 (TVII-B-E-512K)''' is a subfamily of Traveo II microcontrollers containing a Cortex M4 and Cortex M0+ CPU. == Flash memory lay...")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search

CYT2B6 (TVII-B-E-512K) is a subfamily of Traveo II microcontrollers containing a Cortex M4 and Cortex M0+ CPU.

Flash memory layout

The CYT2B6 series devices have 576 KB Code flash and a 64 KB Work flash. Both flashes are split in an area of large sectors and an area of small sectors.

Flash Start adress End adress Sector size Sector count Total size
Code flash large area 0x10000000 0x1006FFFF 32 KB 14 448 KB
Code flash small area 0x10070000 0x1008FFFF 8 KB 16 128 KB
Work flash large area 0x14000000 0x1400BFFF 2 KB 24 48 KB
Work flash small area 0x1400C000 0x1400FFFF 128 B 128 16 KB