Difference between revisions of "GigaDevice GD32A5"
(Created page with "__TOC__ The GD32A50x series are 32-bit general-purpose microcontrollers based on the Arm® Cortex®-M33 processor.<br> ==Internal RAM== 24/36/48 Kb ECC ==Internal Flash== 128...") |
|||
Line 3: | Line 3: | ||
Cortex®-M33 processor.<br> |
Cortex®-M33 processor.<br> |
||
==Internal RAM== |
==Internal RAM== |
||
+ | {| class="seggertable" |
||
− | 24/36/48 Kb ECC |
||
+ | |- |
||
− | ==Internal Flash== |
||
+ | ! Device || StartAddr !! Size |
||
− | 128/256/384 Kb |
||
+ | |- |
||
− | ==QSPI Flash== |
||
+ | | GD32A503xB || 0x20000000 || 24Kb |
||
− | n/a |
||
+ | |- |
||
− | ===Supported Regions=== |
||
+ | | GD32A503xC || 0x20000000 || 32Kb |
||
− | Internal Flash 0x0800 0000 - 0x0801 FFFF <br> |
||
+ | |- |
||
− | Internal Flash 0x0800 0002 - 0x0803 FFFF <br> |
||
+ | | GD32A503xD || 0x20000000 || 48Kb |
||
− | Internal Flash 0x0800 0004 - 0x0805 FFFF <br> |
||
+ | |} |
||
+ | |||
+ | |||
+ | ==Supported Flash Banks== |
||
+ | ===Internal Flash=== |
||
+ | {| class="seggertable" |
||
+ | |- |
||
+ | ! Device || StartAddr !! Size || J-Link Support |
||
+ | |- |
||
+ | | GD32A503xB || 0x08000000 || 128Kb || YES |
||
+ | |- |
||
+ | | GD32A503xC || 0x08000000 || 256Kb || YES |
||
+ | |- |
||
+ | | GD32A503xD || 0x08000000 || 384Kb || YES |
||
+ | |} |
||
+ | |||
+ | |||
+ | ===Option Byte === |
||
+ | {| class="seggertable" |
||
+ | |- |
||
+ | ! Device || StartAddr !! Size || J-Link Support |
||
+ | |- |
||
+ | | GD32A503xB || 0x1FFFF800 || 24 Byte || YES |
||
+ | |- |
||
+ | | GD32A503xC || 0x1FFFF800 || 24 Byte|| YES |
||
+ | |- |
||
+ | | GD32A503xD || 0x1FFFF800 || 24 Byte|| YES |
||
+ | |} |
||
==Reset== |
==Reset== |
||
The device uses normal reset, no special handling necessary. |
The device uses normal reset, no special handling necessary. |
Revision as of 07:50, 9 November 2022
Contents
The GD32A50x series are 32-bit general-purpose microcontrollers based on the Arm®
Cortex®-M33 processor.
Internal RAM
Device | StartAddr | Size |
---|---|---|
GD32A503xB | 0x20000000 | 24Kb |
GD32A503xC | 0x20000000 | 32Kb |
GD32A503xD | 0x20000000 | 48Kb |
Supported Flash Banks
Internal Flash
Device | StartAddr | Size | J-Link Support |
---|---|---|---|
GD32A503xB | 0x08000000 | 128Kb | YES |
GD32A503xC | 0x08000000 | 256Kb | YES |
GD32A503xD | 0x08000000 | 384Kb | YES |
Option Byte
Device | StartAddr | Size | J-Link Support |
---|---|---|---|
GD32A503xB | 0x1FFFF800 | 24 Byte | YES |
GD32A503xC | 0x1FFFF800 | 24 Byte | YES |
GD32A503xD | 0x1FFFF800 | 24 Byte | YES |
Reset
The device uses normal reset, no special handling necessary.
ECC RAM
In order to prevent errors when reading first time, the DLL intialises the first 24Kb of RAM starting at 0x2000 0000.
Evaluation Boards
- evaluation board: https://wiki.segger.com/####
Example Application
- evaluation board: https://wiki.segger.com/######Example_Project