Difference between revisions of "J-Link PLUS Compact V11"
(Created page with "This page contains the general, mechanical and electrical specifications as well as an overview of supported soft- and hardware features of the SEGGER '''J-Link PLUS Compact V...") |
(→Specifications) |
||
| Line 162: | Line 162: | ||
|- |
|- |
||
! style="text-align:left;"|RX64M || {{YES}} |
! style="text-align:left;"|RX64M || {{YES}} |
||
| − | |} |
||
| − | |||
| − | == Specifications == |
||
| − | {| class="wikitable" |
||
| − | |- |
||
| − | ! Specification !! Value |
||
| − | |- |
||
| − | !colspan="2"| General |
||
| − | |- |
||
| − | | Supported OS || Microsoft Windows (x86/x64), Linux (x86/x64/Arm), macOS (x86) |
||
| − | |- |
||
| − | | Electromagnetic compatibility (EMC) || EN 55022, EN 55024 |
||
| − | |- |
||
| − | | Operating temperature || +5°C ... +60°C |
||
| − | |- |
||
| − | | Storage temperature || -20°C ... +65 °C |
||
| − | |- |
||
| − | | Relative humidity (non-condensing) || Max. 90% rH |
||
| − | |- |
||
| − | !colspan="2"| Mechanical |
||
| − | |- |
||
| − | | Size (without cables) || 100mm x 53mm x 27mm |
||
| − | |- |
||
| − | | Weight (without cables) || 70g |
||
| − | |- |
||
| − | !colspan="2"| Available interfaces |
||
| − | |- |
||
| − | | USB interface || USB 2.0 (Hi-Speed); USB Type B |
||
| − | |- |
||
| − | | Target interface || JTAG 20-pin (14-pin and other adapters [https://www.segger.com/products/debug-probes/j-link/accessories/adapters/overview/ available])<br> |
||
| − | |- |
||
| − | !colspan="2"| JTAG/SWD Interface, Electrical |
||
| − | |- |
||
| − | | Power supply || USB powered Max. 50mA + Target Supply current. |
||
| − | |- |
||
| − | | Target interface voltage (V<sub>IF</sub>) || 1.2V ... 5V |
||
| − | |- |
||
| − | | Target supply voltage || 5V (derived from USB voltage) |
||
| − | |- |
||
| − | | Target supply current || Max. 300mA |
||
| − | |- |
||
| − | | Reset Type || Open drain. Can be pulled low or tristated. |
||
| − | |- |
||
| − | | Reset low level output voltage (V<sub>OL</sub>) || V<sub>OL</sub> <= 10% of V<sub>IF</sub> |
||
| − | |- style="text-align:center" |
||
| − | |colspan="2"| '''For the whole target voltage range (1.2V <= V<sub>IF</sub> <= 5V)''' |
||
| − | |- |
||
| − | | LOW level input voltage (V<sub>IL</sub>) || V<sub>IL</sub> <= 40% of V<sub>IF</sub> |
||
| − | |- |
||
| − | | HIGH level input voltage (V<sub>IH</sub>) || V<sub>IH</sub> >= 60% of V<sub>IF</sub> |
||
| − | |- style="text-align:center" |
||
| − | |colspan="2"| '''For 1.2V <= V<sub>IF</sub> <= 3.6V''' |
||
| − | |- |
||
| − | | LOW level output voltage (V<sub>OL</sub>) with a load of 10 kOhm || V<sub>OL</sub> <= 20% of V<sub>IF</sub> |
||
| − | |- |
||
| − | | HIGH level output voltage (V<sub>OH</sub>) with a load of 10 kOhm || V<sub>OH</sub> >= 80% of V<sub>IF</sub> |
||
| − | |- style="text-align:center" |
||
| − | |colspan="2"| '''For 3.6 <= V<sub>IF</sub> <= 5V''' |
||
| − | |- |
||
| − | | LOW level output voltage (V<sub>OL</sub>) with a load of 10 kOhm || V<sub>OL</sub> <= 20% of V<sub>IF</sub> |
||
| − | |- |
||
| − | | HIGH level output voltage (V<sub>OH</sub>) with a load of 10 kOhm || V<sub>OH</sub> >= 80% of V<sub>IF</sub> |
||
| − | |- |
||
| − | !colspan="2"| JTAG/SWD Interface, Timing |
||
| − | |- |
||
| − | | Target interface speed || Max. 15 MHz |
||
| − | |- |
||
| − | | SWO sampling frequency || Max. 30 MHz |
||
| − | |- |
||
| − | | Data input rise time (T<sub>rdi</sub>) || T<sub>rdi</sub> <= 20ns |
||
| − | |- |
||
| − | | Data input fall time (T<sub>fdi</sub>) || T<sub>fdi</sub> <= 20ns |
||
| − | |- |
||
| − | | Data output rise time (T<sub>rdo</sub>) || T<sub>rdo </sub><= 10ns |
||
| − | |- |
||
| − | | Data output fall time (T<sub>fdo</sub>) || T<sub>fdo</sub> <= 10ns |
||
| − | |- |
||
| − | | Clock rise time (T<sub>rc</sub>) || T<sub>rc</sub> <= 3ns |
||
| − | |- |
||
| − | | Clock fall time (T<sub>fc</sub>) || T<sub>fc</sub> <= 3ns |
||
|} |
|} |
||
Revision as of 10:56, 10 December 2021
This page contains the general, mechanical and electrical specifications as well as an overview of supported soft- and hardware features of the SEGGER J-Link PLUS Compact V11.
Contents
Hardware and Software Features
| Hardware version | 11 | ||||||
|---|---|---|---|---|---|---|---|
| Hardware Features | |||||||
| USB 2.0 Full Speed | 
| ||||||
| USB 2.0 Hi-Speed |
| ||||||
| JTAG interface |
| ||||||
| cJTAG interface |
| ||||||
| SWD interface |
| ||||||
| SWO interface |
| ||||||
| SPI interface |
| ||||||
| QSPI interface | 
| ||||||
| Microchip ICSP interface |
| ||||||
| Renesas FINE interface |
| ||||||
| SiLabs C2 2-wire interface |
| ||||||
| ETB Trace ARM7/9 |
| ||||||
| ETB Trace Cortex-M |
| ||||||
| ETB Trace Cortex-A/R |
| ||||||
| ETM Trace Cortex-M |
| ||||||
| VCOM |
| ||||||
| Memory Stop mode support |
| ||||||
| Cortex-M Monitor Mode debugging |
| ||||||
| SWD Multi-Drop |
| ||||||
| CMSIS-DAP mode |
| ||||||
| ARM legacy Cores | |||||||
| ARM7 |
| ||||||
| ARM9 |
| ||||||
| ARM11 |
| ||||||
| ARM Cortex Cores | |||||||
| Cortex-A5 |
| ||||||
| Cortex-A7 |
| ||||||
| Cortex-A8 |
| ||||||
| Cortex-A9 |
| ||||||
| Cortex-A12 |
| ||||||
| Cortex-A15 |
| ||||||
| Cortex-A17 |
| ||||||
| Cortex-A53 |
| ||||||
| Cortex-A57 |
| ||||||
| Cortex-A72 |
| ||||||
| Cortex-M0 |
| ||||||
| Cortex-M0+ |
| ||||||
| Cortex-M1 |
| ||||||
| Cortex-M3 |
| ||||||
| Cortex-M4 |
| ||||||
| Cortex-M7 |
| ||||||
| Cortex-M23 |
| ||||||
| Cortex-M33 |
| ||||||
| Cortex-R4 |
| ||||||
| Cortex-R5 |
| ||||||
| Cortex-R8 |
| ||||||
| SC000 (M0 secure) |
| ||||||
| SC300 (M3 secure) |
| ||||||
| RISC-V | |||||||
| RV32 |
| ||||||
| RV64 |
| ||||||
| Microchip PIC32 | |||||||
| PIC32MX |
| ||||||
| PIC32MZ |
| ||||||
| SiLabs 8051 | |||||||
| EFM8 |
| ||||||
| Renesas RX | |||||||
| RX110 |
| ||||||
| RX111 |
| ||||||
| RX210 |
| ||||||
| RX21A |
| ||||||
| RX220 |
| ||||||
| RX610 |
| ||||||
| RX621 |
| ||||||
| RX62G |
| ||||||
| RX62G |
| ||||||
| RX62N |
| ||||||
| RX62T |
| ||||||
| RX630 |
| ||||||
| RX631 |
| ||||||
| RX63N |
| ||||||
| RX63T |
| ||||||
| RX64M |
| ||||||
