Difference between revisions of "J-Trace PRO Cortex V3"
(2 intermediate revisions by the same user not shown) | |||
Line 1: | Line 1: | ||
− | This page contains the general, mechanical and electrical specifications as well as an overview of supported soft- and hardware features of the SEGGER '''J-Trace PRO for Cortex |
+ | This page contains the general, mechanical and electrical specifications as well as an overview of supported soft- and hardware features of the SEGGER '''J-Trace PRO for Cortex V3'''. |
__TOC__ |
__TOC__ |
||
Line 26: | Line 26: | ||
| SWO interface ||style="text-align:center;"| {{YES}} |
| SWO interface ||style="text-align:center;"| {{YES}} |
||
|- |
|- |
||
− | | ETB Trace Cortex |
+ | | ETB Trace Cortex ||style="text-align:center;"| {{YES}} |
|- |
|- |
||
− | | ETM Trace Cortex |
+ | | ETM Trace Cortex ||style="text-align:center;"| {{YES}} |
+ | |- |
||
+ | | PTM Trace Cortex ||style="text-align:center;"| {{YES}} |
||
|- |
|- |
||
| Streaming Trace ||style="text-align:center;"| {{YES}} |
| Streaming Trace ||style="text-align:center;"| {{YES}} |
||
|- |
|- |
||
− | | VCOM |
+ | | VCOM ||style="text-align:center;"| {{NO}} |
|- |
|- |
||
| Memory Stop mode support ||style="text-align:center;"| {{YES}} |
| Memory Stop mode support ||style="text-align:center;"| {{YES}} |
||
Line 42: | Line 44: | ||
| SWD Multi-Drop ||style="text-align:center;"| {{YES}} |
| SWD Multi-Drop ||style="text-align:center;"| {{YES}} |
||
|- |
|- |
||
− | | CMSIS-DAP mode |
+ | | CMSIS-DAP mode ||style="text-align:center;"| {{NO}} |
|} |
|} |
||
== Supported cores == |
== Supported cores == |
||
J-Trace provides debugging support for the following cores.<br> |
J-Trace provides debugging support for the following cores.<br> |
||
− | {{Note|1=If you are interested in |
+ | {{Note|1=If you are interested in j-Trace support for a core that is not listed here, please feel free to request support via the [https://www.segger.com/ticket SEGGER support ticket system].}} |
{| class="seggertable" |
{| class="seggertable" |
Latest revision as of 16:26, 20 December 2022
This page contains the general, mechanical and electrical specifications as well as an overview of supported soft- and hardware features of the SEGGER J-Trace PRO for Cortex V3.
Contents
Hardware Features
Feature | Supported |
---|---|
USB 2.0 Hi-Speed | |
USB 3.0 SuperSpeed | |
WinUSB | |
Gigabit-Ethernet | |
cJTAG interface | |
cJTAG interface without/buggy KEEPER logic | |
JTAG interface | |
SWD interface | |
SWO interface | |
ETB Trace Cortex | |
ETM Trace Cortex | |
PTM Trace Cortex | |
Streaming Trace | |
VCOM | |
Memory Stop mode support | |
Cortex-M Monitor Mode debugging | |
5 V Target Supply | |
SWD Multi-Drop | |
CMSIS-DAP mode |
Supported cores
J-Trace provides debugging support for the following cores.
Note:
If you are interested in j-Trace support for a core that is not listed here, please feel free to request support via the SEGGER support ticket system.
If you are interested in j-Trace support for a core that is not listed here, please feel free to request support via the SEGGER support ticket system.
Core | Supported |
---|---|
ARM Cortex Cores | |
Cortex-A5 | |
Cortex-A7 | |
Cortex-A8 | |
Cortex-A9 | |
Cortex-A12 | |
Cortex-A15 | |
Cortex-A17 | |
Cortex-A53 | |
Cortex-A55 | |
Cortex-A57 | |
Cortex-A72 | |
Cortex-R4 | |
Cortex-R5 | |
Cortex-R8 | |
Cortex-M0 | |
Cortex-M0+ | |
Cortex-M1 | |
Cortex-M3 | |
Cortex-M4 | |
Cortex-M7 | |
Cortex-M23 | |
Cortex-M33 | |
Cortex-M85 | |
SC000 (M0 secure) | |
SC300 (M3 secure) | |
RISC-V | |
RV32 | |
RV64 |