ONSemi RSL10 SiP

From SEGGER Wiki
Jump to: navigation, search

This article describes specifics for the ON Semiconductor RSL10 SiP evaluation board.

ONSemi RSL10.jpg

Minimum requirements

  • J-Link software V6.90 or later

Preparing for J-Link

This step is very easy as the RSL10 SiP features a J-Link OB (on-board debugger) which works out-of-the-box.

  • Connect the board via USB to the PC (USB is also used as power supply)
  • Verify the Connection with e.g. J-Link Commander. The output should look as follows:

ONSemi RSL10 Connect.PNG

Example Application

The following example project was created with the SEGGER Embedded Studio project wizard and runs out-of-the-box on the ON Semiconductor RSL10 SiP EVB V1.2. It is a simple Hello World sample linked into the internal flash.

SETUP:

Retrieved from "https://wiki.segger.com/index.php?title=ONSemi_RSL10_SiP&oldid=9392"