Difference between revisions of "Renesas RZ/G2L SMARC EVK"

From SEGGER Wiki
Jump to: navigation, search
(Created page with "__TOC__ This article describes specifics for the Renesas RZG2L EVK. A generic startup guide + additional information can be found on Renesas website. File:Renesas_RZG2L_EV...")
 
m (Matthias moved page NXP RZG2L SWARC EVK to Renesas RZG2L SWARC EVK: Wrong page title)
(No difference)

Revision as of 13:20, 4 June 2021

This article describes specifics for the Renesas RZG2L EVK. A generic startup guide + additional information can be found on Renesas website.

Renesas RZG2L EVK.jpg

Minimum requirements

  • J-Link software V7.22 or later

Preparing for J-Link

  • Connect the J-Link to the SWD header (CN2) on the SWARC module
  • Power the board via CN6 (Power Input)
  • Press the POWER button (SW9) in order to supply the SWARC module with power
  • Verify the Connection with e.g. J-Link Commander. The output should look as follows:

Renesas RZG2L Connect.gif

Example Project

The following example project was created with the SEGGER Embedded Studio project wizard and runs out-of-the-box on the Renesas RZG2Lf. It is a simple Hello World sample linked into the internal RAM.

SETUP

Retrieved from "https://wiki.segger.com/index.php?title=Renesas_RZ/G2L_SMARC_EVK&oldid=10156"