Difference between revisions of "STM32H7"

From SEGGER Wiki
Jump to: navigation, search
(Sample project)
(STM32H753xx/50xx/45xx/43xx QSPI support)
 
(3 intermediate revisions by the same user not shown)
Line 18: Line 18:
 
* [[STM32H743I-EVAL]]
 
* [[STM32H743I-EVAL]]
  
= STM32H753xx/50xx/43xx QSPI support =
+
= STM32H753xx/50xx/45xx/43xx QSPI support =
The ST STM32F753xx/50xx/43xx device series comes with a QUADSPI controller which allows memory mapped read accesses to any (Q)SPI flash, connected to the Quad-SPI interface of the MCU. This allows the J-Link DLL to support flash programming through the Quad-SPI interface. Unfortunately, there is no generic way how to implement flash programming because the pins used to connect the SPI flash are not defined. Different pins can be used for the same QUADSPI alternate function and therefore, for each configuration, a slightly different RAMCode (different pin initialization / flash size) is required. We have developed a flash algorithm based on the ST ''STM32H753-EVAL'' evaluation board. This flash algorithm can be used to to program any common (Q)SPI flash, connected to the Quad-SPI interface of the ST STM32H753xx/50xx/43xx device. The flash algorithm is based on the SEGGER ''Open Flashloader'' concept so it can easily be exchanged if a pin configuration, different from the one used in the example flash algorithm, is required. In such cases, please get in touch with SEGGER directly (support@segger.com).
+
The ST STM32F753xx/50xx/45xx/43xx device series comes with a QUADSPI controller which allows memory mapped read accesses to any (Q)SPI flash, connected to the Quad-SPI interface of the MCU. This allows the J-Link DLL to support flash programming through the Quad-SPI interface. Unfortunately, there is no generic way how to implement flash programming because the pins used to connect the SPI flash are not defined. Different pins can be used for the same QUADSPI alternate function and therefore, for each configuration, a slightly different RAMCode (different pin initialization / flash size) is required. We have developed a flash algorithm based on the ST ''STM32H753-EVAL'' and ''STM32H745-Disco''evaluation board. This flash algorithm can be used to to program any common (Q)SPI flash, connected to the Quad-SPI interface of the ST STM32H753xx/50xx/45xx/43xx device. The flash algorithm is based on the SEGGER ''Open Flashloader'' concept so it can easily be exchanged if a pin configuration, different from the one used in the example flash algorithm, is required. In such cases, please get in touch with SEGGER directly (support@segger.com).
  
For further information regarding this as well as the flash algorithm, please refer to the following pages:
+
For further information regarding this as well as the flash algorithms, please refer to the following pages:
 
* [https://wiki.segger.com/STM32H753I-EVAL STM32H753I-EVAL]
 
* [https://wiki.segger.com/STM32H753I-EVAL STM32H753I-EVAL]
 +
* [https://wiki.segger.com/STM32H745I-Discovery STM32H745I-Disco]
  
 
= RTT =
 
= RTT =

Latest revision as of 14:00, 7 October 2019

SWO

On the STM32H7 series devices from ST SWO is supported. However, a few device specifics apply which are described in the following section.

SWO register access

For most Cortex-M devices, the SWO registers are accessible by the AHB-AP. This is not the case for the STM32H7 series devices. In this case the registers need to be partially accessed by the APB-AP.

Note: J-Link handles the current setting of this registers automatically. J-Link software version V6.33a or later is required.

If you are using software that handles SWO init without J-Link software (e.g. EWARM) then we suggest contacting the software manufacturer for more details which settings need to be applied.


Note: The settings are applied by a compiled .JLinkScriptfile located in the J-Link software installation folder under /Devices, should you need the original source it can be requested at support@segger.com

Sample projects

Sample projects that demonstrate SWO usage are available for the following eval boards:

STM32H753xx/50xx/45xx/43xx QSPI support

The ST STM32F753xx/50xx/45xx/43xx device series comes with a QUADSPI controller which allows memory mapped read accesses to any (Q)SPI flash, connected to the Quad-SPI interface of the MCU. This allows the J-Link DLL to support flash programming through the Quad-SPI interface. Unfortunately, there is no generic way how to implement flash programming because the pins used to connect the SPI flash are not defined. Different pins can be used for the same QUADSPI alternate function and therefore, for each configuration, a slightly different RAMCode (different pin initialization / flash size) is required. We have developed a flash algorithm based on the ST STM32H753-EVAL and STM32H745-Discoevaluation board. This flash algorithm can be used to to program any common (Q)SPI flash, connected to the Quad-SPI interface of the ST STM32H753xx/50xx/45xx/43xx device. The flash algorithm is based on the SEGGER Open Flashloader concept so it can easily be exchanged if a pin configuration, different from the one used in the example flash algorithm, is required. In such cases, please get in touch with SEGGER directly (support@segger.com).

For further information regarding this as well as the flash algorithms, please refer to the following pages:

RTT

SEGGER's RTT can be used with a J-Link connected to a STM32H7 target device.

Sample project

For a sample Embedded Studio project, refer to the following .zip archive:

ST_STM32H743ZI_NUCLEO_RTT.zip

Note: The above project was tested with the following setup:

Target device STM32H743ZI
Evalboard NUCLEO-H743ZI2 (ST)
J-Link software version V6.51b
Embedded Studio version V4.18

Tested Hardware

NUCLEO-H743ZI2