Difference between revisions of "ST STM32G0"

From SEGGER Wiki
Jump to: navigation, search
(Created page with "TBD")
 
 
(One intermediate revision by one other user not shown)
Line 1: Line 1:
  +
This article describes device specifics of the ST STM32G0 series devices.
TBD
 
  +
The STM32G0 devices are Cortex-M0 based MCUs with low-power functionality.
  +
__TOC__
  +
  +
== Flash ==
  +
The following flash regions are supported by J-Link.
  +
{| class="wikitable"
  +
|-
  +
!colspan="3"| Main flash memory
  +
|-
  +
! Device !! Range !! Total size
  +
|-
  +
| STM32G0xxx4 || 0x0800_0000 - 0x0800_3FFF || 16 KB
  +
|-
  +
| STM32G0xxx6 || 0x0800_0000 - 0x0800_7FFF || 32 KB
  +
|-
  +
| STM32G0xxx8 || 0x0800_0000 - 0x0800_FFFF || 64 KB
  +
|-
  +
| STM32G0xxxB || 0x0800_0000 - 0x0801_FFFF || 128 KB
  +
|-
  +
| STM32G0xxxC || 0x0800_0000 - 0x0803_FFFF || 256 KB
  +
|-
  +
| STM32G0xxxE || 0x0800_0000 - 0x0807_FFFF || 512 KB
  +
|-
  +
!colspan="3"| Option bytes<ref>See: [[#Option_byte_programming | Option byte programming]]</ref>
  +
|-
  +
| STM32G0x0 || 0x1FFF_7800 - 0x1FFF_785F || 96 bytes
  +
|-
  +
| STM32G0x1 || 0x1FFF_7800 - 0x1FFF_787F || 128 bytes
  +
|}
  +
<references/>
  +
  +
Currently, only dual-bank mode is supported for internal flash.
  +
As a workaround, the device with doubled flash size can be selected if available, e.g. STM32G0B1RE instead of STM32G0B1RC.
  +
  +
== Reset ==
  +
For the STM32G0 devices, the [[J-Link_Reset_Strategies#Type_0:_Normal | Cortex-M default reset strategy]] is used.
  +
  +
== Debug specific ==
  +
Please refer to the [[ST_STM32#Device_specific_connect | generic STM32 article]].
  +
  +
== Option byte programming ==
  +
Please refer to the [[ST_STM32#Option_bytes | generic STM32 article]].
  +
  +
== Securing/unsecuring the device ==
  +
Please refer to the [[ST_STM32#MCU_Security | generic STM32 article]].

Latest revision as of 10:00, 11 March 2024

This article describes device specifics of the ST STM32G0 series devices. The STM32G0 devices are Cortex-M0 based MCUs with low-power functionality.

Flash

The following flash regions are supported by J-Link.

Main flash memory
Device Range Total size
STM32G0xxx4 0x0800_0000 - 0x0800_3FFF 16 KB
STM32G0xxx6 0x0800_0000 - 0x0800_7FFF 32 KB
STM32G0xxx8 0x0800_0000 - 0x0800_FFFF 64 KB
STM32G0xxxB 0x0800_0000 - 0x0801_FFFF 128 KB
STM32G0xxxC 0x0800_0000 - 0x0803_FFFF 256 KB
STM32G0xxxE 0x0800_0000 - 0x0807_FFFF 512 KB
Option bytes[1]
STM32G0x0 0x1FFF_7800 - 0x1FFF_785F 96 bytes
STM32G0x1 0x1FFF_7800 - 0x1FFF_787F 128 bytes

Currently, only dual-bank mode is supported for internal flash. As a workaround, the device with doubled flash size can be selected if available, e.g. STM32G0B1RE instead of STM32G0B1RC.

Reset

For the STM32G0 devices, the Cortex-M default reset strategy is used.

Debug specific

Please refer to the generic STM32 article.

Option byte programming

Please refer to the generic STM32 article.

Securing/unsecuring the device

Please refer to the generic STM32 article.