Difference between revisions of "SiFive Arty FPGA Dev Kit"
(→Preparing for J-Link) |
(→Preparing for J-Link) |
||
| Line 4: | Line 4: | ||
== Preparing for J-Link == |
== Preparing for J-Link == |
||
| − | The SiFive Arty FPGA Dev Kit does not come with a standard debug connector but populates the debug JTAG signals on a custom connector. Therefore, it needs to be manually wired in case J-Link shall be connected to it |
+ | The SiFive Arty FPGA Dev Kit does not come with a standard debug connector but populates the debug JTAG signals on a custom connector. Therefore, it needs to be manually wired in case J-Link shall be connected to it. |
| + | |||
| + | In the following, it is described how the pins of connector JD on the ARTY board needs to be wired to J-Link. All pins of the J-Link side refer to the standard 0.1" 20-pin connector of J-Link. |
||
[[File:Wiki-sifive_arty_board.png]] |
[[File:Wiki-sifive_arty_board.png]] |
||
Revision as of 18:58, 1 September 2017
Contents
This article describes specifics for the SiFive Arty FPGA Dev Kit.
Preparing for J-Link
The SiFive Arty FPGA Dev Kit does not come with a standard debug connector but populates the debug JTAG signals on a custom connector. Therefore, it needs to be manually wired in case J-Link shall be connected to it.
In the following, it is described how the pins of connector JD on the ARTY board needs to be wired to J-Link. All pins of the J-Link side refer to the standard 0.1" 20-pin connector of J-Link.
