Difference between revisions of "SiFive Arty FPGA Dev Kit"
(→Preparing for J-Link) |
m (Alex moved page Arty FPGA Dev Kit to SiFive Arty FPGA Dev Kit) |
(No difference)
| |
Revision as of 19:01, 1 September 2017
Contents
This article describes specifics for the SiFive Arty FPGA Dev Kit.
Preparing for J-Link
The SiFive Arty FPGA Dev Kit does not come with a standard debug connector but populates the debug JTAG signals on a custom connector. Therefore, it needs to be manually wired in case J-Link shall be connected to it.
In the following, it is described how the pins of connector JD on the ARTY board needs to be wired to J-Link. All pins of the J-Link side refer to the standard 0.1" 20-pin connector of J-Link.
| Pin ARTY | Pin J-Link | Description |
|---|---|---|
| STM32F0 | Cortex-M0 | 
|
