Difference between revisions of "SiFive Arty FPGA Dev Kit"
m (Alex moved page Arty FPGA Dev Kit to SiFive Arty FPGA Dev Kit) |
(→Preparing for J-Link) |
||
Line 14: | Line 14: | ||
! Description |
! Description |
||
|- |
|- |
||
+ | |1 |
||
− | |STM32F0 |
||
+ | |13 |
||
− | |Cortex-M0 |
||
+ | |TDO |
||
− | |scope="col" style="text-align:center" | [[File:YES.png|20px|link=]] |
||
+ | |- |
||
+ | |2 |
||
+ | |3 |
||
+ | |nTRST |
||
+ | |- |
||
+ | |3 |
||
+ | |9 |
||
+ | |TCK |
||
+ | |- |
||
+ | |7 |
||
+ | |5 |
||
+ | |TDI |
||
+ | |- |
||
+ | |8 |
||
+ | |7 |
||
+ | |TMS |
||
+ | |- |
||
+ | |9 |
||
+ | |15 |
||
+ | |nRESET |
||
+ | |- |
||
+ | |11 |
||
+ | |4 |
||
+ | |GND |
||
+ | |- |
||
+ | |12 |
||
+ | |1 |
||
+ | |VTref |
||
|- |
|- |
||
|} |
|} |
Revision as of 19:06, 1 September 2017
Contents
This article describes specifics for the SiFive Arty FPGA Dev Kit.
Preparing for J-Link
The SiFive Arty FPGA Dev Kit does not come with a standard debug connector but populates the debug JTAG signals on a custom connector. Therefore, it needs to be manually wired in case J-Link shall be connected to it.
In the following, it is described how the pins of connector JD on the ARTY board needs to be wired to J-Link. All pins of the J-Link side refer to the standard 0.1" 20-pin connector of J-Link.
Pin ARTY | Pin J-Link | Description |
---|---|---|
1 | 13 | TDO |
2 | 3 | nTRST |
3 | 9 | TCK |
7 | 5 | TDI |
8 | 7 | TMS |
9 | 15 | nRESET |
11 | 4 | GND |
12 | 1 | VTref |