SiFive Arty FPGA Dev Kit

From SEGGER Wiki
Revision as of 18:54, 1 September 2017 by Alex (talk | contribs)
Jump to: navigation, search

This article describes specifics for the SiFive Arty FPGA Dev Kit.

Preparing for J-Link

The SiFive Arty FPGA Dev Kit does not come with a standard debug connector but populates the debug JTAG signals on a custom connector. Therefore, it needs to be manually wired in case J-Link shall be connected to it