SiFive E24

From SEGGER Wiki
Revision as of 10:52, 26 May 2021 by Alex (talk | contribs) (Created page with "The SiFive E24 is a 32-bit (RV32) core of the SiFive E2 series cores, designed by SiFive. __TOC__ = Minimum required J-Link software version = The E24 and E24ARTY device sel...")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search

The SiFive E24 is a 32-bit (RV32) core of the SiFive E2 series cores, designed by SiFive.

Minimum required J-Link software version

The E24 and E24ARTY device selection are supported since V7.22 of the J-Link software.

E24ARTY device selection

The E24ARTY is a special device that can be selected for J-Link. It selects the standard SiFive E24 that is implemented for the sample bitstream as part of the SiFive E24 Standard Core Dev Kit. Device specifics include:

  • Memory map
  • Flash banks

As the E24 is a customizable core, the E24ARTY selection may not be appropriate for customized cores but for the standard one running on the ARTY-100T FPGA evaluation board only.

RTT support

As the core does not support System Bus Access (SBA), RTT is not supported for this core.

HSS access

As the core does not support System Bus Access (SBA), HSS is not supported for this core.