SiFive P550

From SEGGER Wiki
Revision as of 10:21, 23 August 2022 by Alex (talk | contribs) (Created page with "The SiFive P550 is a 64-bit (RV64) core of the SiFive Performance series cores, designed by SiFive. __TOC__ = Minimum required J-Link software version = The P550 device sele...")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search

The SiFive P550 is a 64-bit (RV64) core of the SiFive Performance series cores, designed by SiFive.

Minimum required J-Link software version

The P550 device selection is supported since V7.70d of the J-Link software.

RTT support

As the core supports System Bus Access (SBA), RTT is supported for this core.

HSS access

As the core supports System Bus Access (SBA), HSS is supported for this core.