SiFive S54

From SEGGER Wiki
Revision as of 13:06, 21 May 2021 by Alex (talk | contribs) (Created page with "The SiFive S54 is a 64-bit (RV64) core, designed by SiFive. __TOC__ = S54ARTY device selection = The S54ARTY is a special device that can be selected for J-Link. It selects...")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search

The SiFive S54 is a 64-bit (RV64) core, designed by SiFive.

S54ARTY device selection

The S54ARTY is a special device that can be selected for J-Link. It selects the standard SiFive S54 that is implemented for the sample bitstream as part of the SiFive S54 Standard Core Dev Kit. Device specifics include:

  • Memory map
  • Flash banks

As the S54 is a customizable core, the S54ARTY selection may not be appropriate for customized cores but for the standard one running on the ARTY-100T FPGA evaluation board only.