Difference between revisions of "Syntacore SCR1"
(→Embedded Studio) |
(→Example projects) |
||
| Line 16: | Line 16: | ||
= Example projects = |
= Example projects = |
||
| + | |||
| + | SCR1 on ARTY board: [[File:Syntacore_SCR1_Arty_ES.zip]] |
||
| + | |||
== Embedded Studio == |
== Embedded Studio == |
||
The following example project requires [https://www.segger.com/downloads/embedded-studio/ SEGGER Embedded Studio for RISC-V]. It downloads a simple Cnt++ loop into the 64 TCM @ 0xF0000000 |
The following example project requires [https://www.segger.com/downloads/embedded-studio/ SEGGER Embedded Studio for RISC-V]. It downloads a simple Cnt++ loop into the 64 TCM @ 0xF0000000 |
||
| Line 23: | Line 26: | ||
* At the end of the software package installation, you will be asked if you want to update SEGGER Embedded Studio |
* At the end of the software package installation, you will be asked if you want to update SEGGER Embedded Studio |
||
* Please perform the update |
* Please perform the update |
||
| − | |||
| − | * SCR1 on ARTY board: [[File:Syntacore_SCR1_Arty_ES.zip]] |
||
= Available eval boards = |
= Available eval boards = |
||
Revision as of 17:20, 28 March 2019
Contents
The Syntacore SCR1 is a RISC-V based device which is supported by J-Link
J-Link support
Hardware requirements
Please note that a current J-Link model is needed for RISC-V support: Overview
Software requirements
J-Link software V6.44 or later is required to support the Syntacore SCR1. Older versions will not work.
Limitations
Maximum JTAG speed
When debugging on the Syntacore SCR1, the max. JTAG speed that can be used is 1/12 of the CPU speed, so usually fJTAG has to be <= 2 MHz. Speeds above this limit will result in unstable operation of the debug interface on the device. The device sometimes simply returns garbage status info and data on debug module accesses. This is not a limitation of J-Link but of the Syntacore SCR1
Example projects
SCR1 on ARTY board: File:Syntacore SCR1 Arty ES.zip
Embedded Studio
The following example project requires SEGGER Embedded Studio for RISC-V. It downloads a simple Cnt++ loop into the 64 TCM @ 0xF0000000
- Please make sure to install SEGGER Embedded Studio first
- Then install the J-Link software package
- At the end of the software package installation, you will be asked if you want to update SEGGER Embedded Studio
- Please perform the update
Available eval boards
The following eval boards are available:
