Difference between revisions of "Syntacore SCR1"
| Line 1: | Line 1: | ||
__TOC__ |
__TOC__ |
||
| + | The Syntacore SCR1 is a RISC-V based device which is supported by J-Link |
||
| + | = J-Link support = |
||
| − | '''<font color="red">TBD!!!!!!!!!!!!!!!!!</font>''' |
||
| + | = Hardware requirements = |
||
| − | This article describes specifics for the SiFive Arty FPGA Dev Kit. |
||
| + | Please note that a current J-Link model is needed for RISC-V support: [[Software and Hardware Features Overview | Overview]] |
||
| + | = Software requirements = |
||
| − | == Preparing for J-Link == |
||
| + | J-Link supports the Syntacore SCR1 since the following J-Link software versions: |
||
| − | Syntacore provides a reference FPGA bistream for the Digilent ARTY FPGA dev kit, which allows to implement a RISC-V core. The Digilent ARTY FPGA dev kit does not come with a standard debug connector but populates the debug JTAG signals on the JD connector of the eval board. Therefore, it needs to be manually wired in case J-Link shall be connected to it. |
||
| + | * Release: V6.42g or later ([https://www.segger.com/downloads/jlink/#J-LinkSoftwareAndDocumentationPack Download latest release]) |
||
| + | * Beta: V6.43d or later ([https://www.segger.com/downloads/jlink/#J-LinkSoftwareAndDocumentationPackBeta Download latest beta]) |
||
| − | In the following, it is described how the pins of JD connector on the ARTY board needs to be wired to J-Link. All pins of the J-Link side refer to the standard 0.1" 20-pin connector of J-Link. |
||
| + | = Example projects = |
||
| − | {| class="wikitable" |
||
| + | == Embedded Studio == |
||
| − | |+Wiring connection |
||
| + | The following example project requires SEGGER Embedded Studio for RISC-V |
||
| − | ! Pin JD (ARTY) |
||
| + | https://www.segger.com/downloads/embedded-studio/ |
||
| − | ! Pin J-Link |
||
| − | ! Description |
||
| − | |- |
||
| − | |7 |
||
| − | |13 |
||
| − | |TDO |
||
| − | |- |
||
| − | |3 |
||
| − | |3 |
||
| − | |nTRST |
||
| − | |- |
||
| − | |4 |
||
| − | |9 |
||
| − | |TCK |
||
| − | |- |
||
| − | |8 |
||
| − | |5 |
||
| − | |TDI |
||
| − | |- |
||
| − | |10 |
||
| − | |7 |
||
| − | |TMS |
||
| − | |- |
||
| − | |9 |
||
| − | |15 |
||
| − | |nRESET |
||
| − | |- |
||
| − | |11 |
||
| − | |4 |
||
| − | |GND |
||
| − | |- |
||
| − | |12 |
||
| − | |1 |
||
| − | |VTref |
||
| − | |} |
||
| + | '''Note''': Please make sure to install SEGGER Embedded Studio first and after that the J-Link software package. At the end of the software package installation, you will be asked if you want to update SEGGER Embedded Studio to the latest J-Link SW. Please perform the update. |
||
| − | '''Note:''' The pins on the JD connector are numbered as follows: |
||
| − | {| class="wikitable" |
||
| − | |- |
||
| − | |6 |
||
| − | |5 |
||
| − | |4 |
||
| − | |3 |
||
| − | |2 |
||
| − | |1 |
||
| − | |- |
||
| − | |12 |
||
| − | |11 |
||
| − | |10 |
||
| − | |9 |
||
| − | |8 |
||
| − | |7 |
||
| − | |} |
||
| − | <Photo> |
||
| + | QSPI flash programming for this device is supported for the following versions: |
||
| − | == Debugging in xxx == |
||
| + | * V6.35g (beta) or later: [https://www.segger.com/downloads/jlink/#J-LinkSoftwareAndDocumentationPackBeta Download latest beta] |
||
| − | TBD |
||
| − | + | * V6.36 (release) or later: [https://www.segger.com/downloads/jlink/#J-LinkSoftwareAndDocumentationPack Download latest release] |
|
| + | '''Note:''' Currently only programming of the ISSI IS25LQ040B flash (the one mounted on the HiFive IoT board) is supported. |
||
| + | = Available eval boards = |
||
| − | == Minimum J-Link hardware requirements == |
||
| + | The following eval boards that are based on the FE310 are available: |
||
| − | Please note that RISC-V is not supported by older J-Link hardware models / revisions. For an overview about which models / revisions support RISC-V: [[Software and Hardware Features Overview | List]] |
||
| + | * SiFive HiFive1 |
||
| + | |||
| + | <references/> |
||
Revision as of 18:22, 28 February 2019
Contents
The Syntacore SCR1 is a RISC-V based device which is supported by J-Link
J-Link support
Hardware requirements
Please note that a current J-Link model is needed for RISC-V support: Overview
Software requirements
J-Link supports the Syntacore SCR1 since the following J-Link software versions:
- Release: V6.42g or later (Download latest release)
- Beta: V6.43d or later (Download latest beta)
Example projects
Embedded Studio
The following example project requires SEGGER Embedded Studio for RISC-V https://www.segger.com/downloads/embedded-studio/
Note: Please make sure to install SEGGER Embedded Studio first and after that the J-Link software package. At the end of the software package installation, you will be asked if you want to update SEGGER Embedded Studio to the latest J-Link SW. Please perform the update.
QSPI flash programming for this device is supported for the following versions:
- V6.35g (beta) or later: Download latest beta
- V6.36 (release) or later: Download latest release
Note: Currently only programming of the ISSI IS25LQ040B flash (the one mounted on the HiFive IoT board) is supported.
Available eval boards
The following eval boards that are based on the FE310 are available:
- SiFive HiFive1
