TMC

From SEGGER Wiki
Revision as of 09:28, 7 October 2015 by Alex (talk | contribs) (Created page with "The ARM CoreSight '''T'''race '''M'''emory '''C'''ontroller (TMC) supersedes the traditional ETM and ETB. It can be configured (at synthesization time of the device) t...")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search

The ARM CoreSight Trace Memory Controller (TMC) supersedes the traditional ETM and ETB. It can be configured (at synthesization time of the device) to act as a trace capture unit that outputs trace data on dedicated trace pins (similar to traditional ETM configuration) or as a trace capture unit that stores trace data in a RAM buffer. In contrast to traditional ETB, this buffer does not have to be on-chip RAM but may also be external high-speed RAM. There are also some other configurations possible, but not really spread in the field right now and therefor not really used.