Difference between revisions of "TPIU"

From SEGGER Wiki
Jump to: navigation, search
(Created page with "The Trace Port Interface Unit (TPIU) is an Arm Coresight component which routes the incoming trace data from one or more sources to an output pin interface. The incoming data...")
 
 
(3 intermediate revisions by the same user not shown)
Line 1: Line 1:
The Trace Port Interface Unit (TPIU) is an Arm Coresight component which routes the incoming trace data from one or more sources to an output pin interface.
+
The '''T'''race '''P'''ort '''I'''nterface '''U'''nit (TPIU) is an Arm Coresight component which routes the incoming trace data from one or more sources to an output pin interface.
The incoming data ports can be [[ITM]], [[ETM]] or [[PTM]]. The supported output pins are [[SWO]] and [[trace pins]].
+
The incoming data ports can be [[SWO | ITM]], [[ETM]] or [[PTM]]. The supported output pins are [[SWO]] and trace pins. The input data is then framed and formatted and sent out to the corresponding pins.
  +
  +
Usually the TPIU comes with a built in clock divider for trac pins of 1/2.
  +
  +
There is also a smaller variant of the TPIU called the TPIU-Lite.

Latest revision as of 15:54, 26 September 2022

The Trace Port Interface Unit (TPIU) is an Arm Coresight component which routes the incoming trace data from one or more sources to an output pin interface. The incoming data ports can be ITM, ETM or PTM. The supported output pins are SWO and trace pins. The input data is then framed and formatted and sent out to the corresponding pins.

Usually the TPIU comes with a built in clock divider for trac pins of 1/2.

There is also a smaller variant of the TPIU called the TPIU-Lite.