Difference between revisions of "Xilinx Zynq UltraScalePlus"
(Created page with "1654 (2) XILINX MpSoC ZU3EG A484 #1: Cortex-R5 #2: Cortex-R5 #3: Cortex-A53 #4: Cortex-A53 #5: Cortex-A53 #6: Cortex-A53 (FPGA integrated)") |
|||
Line 1: | Line 1: | ||
+ | __TOC__ |
||
− | 1654 (2) XILINX MpSoC ZU3EG A484 #1: Cortex-R5 |
||
+ | |||
− | #2: Cortex-R5 |
||
+ | This article describes device specifics of the Xilinx Zynq UltraScale+ series devices. |
||
− | #3: Cortex-A53 |
||
+ | |||
− | #4: Cortex-A53 |
||
+ | = Families = |
||
− | #5: Cortex-A53 |
||
+ | The Zynq UltraScale+ series consists of the following families: |
||
− | #6: Cortex-A53 |
||
+ | * Zynq UltraScale+ CG (2x Cortex-A53, 2x Cortex-R5) |
||
− | (FPGA integrated) |
||
+ | * Zynq UltraScale+ DR (4x Cortex-A53, 2x Cortex-R5) |
||
+ | * Zynq UltraScale+ EG (4x Cortex-A53, 2x Cortex-R5) |
||
+ | * Zynq UltraScale+ EV (4x Cortex-A53, 2x Cortex-R5) |
||
+ | |||
+ | = Debugging = |
||
+ | == Debugging the Cortex-R5 == |
||
+ | == Software requirements == |
||
+ | J-Link software [https://www.segger.com/downloads/jlink/#J-LinkSoftwareAndDocumentationPack V6.45c] or later is required. Older versions will not work. |
||
+ | |||
+ | In order to connect to and debug one of the available Cortex-R5 on the UltraScale+ series, an UltraScale+ device with ''XCZU..._R5_0'' must be selected. For a list of supported device names, please refer to the [https://www.segger.com/downloads/supported-devices.php list of supported devices] |
Revision as of 17:10, 25 March 2019
This article describes device specifics of the Xilinx Zynq UltraScale+ series devices.
Families
The Zynq UltraScale+ series consists of the following families:
- Zynq UltraScale+ CG (2x Cortex-A53, 2x Cortex-R5)
- Zynq UltraScale+ DR (4x Cortex-A53, 2x Cortex-R5)
- Zynq UltraScale+ EG (4x Cortex-A53, 2x Cortex-R5)
- Zynq UltraScale+ EV (4x Cortex-A53, 2x Cortex-R5)
Debugging
Debugging the Cortex-R5
Software requirements
J-Link software V6.45c or later is required. Older versions will not work.
In order to connect to and debug one of the available Cortex-R5 on the UltraScale+ series, an UltraScale+ device with XCZU..._R5_0 must be selected. For a list of supported device names, please refer to the list of supported devices