Difference between revisions of "embOS MPU on CortexM"
(→FAQ) |
|||
Line 3: | Line 3: | ||
== FAQ == |
== FAQ == |
||
'''I want use the Cortex-M memory attributes with embOS-MPU Cortex-M |
'''I want use the Cortex-M memory attributes with embOS-MPU Cortex-M |
||
+ | The Cortex-M memory attributes include the following: |
||
+ | |||
+ | Bufferable: |
||
+ | Write to memory can be carried out by a write buffer while the processor continues on next instruction execution. |
||
+ | Cacheable: |
||
+ | Data obtained from memory read can be copied to a memory cache so that next time it is accessed the value can be obtained from the cache to speed up the program execution. |
||
+ | Sharable: |
||
+ | Data in this memory region could be shared by multiple bus masters. Memory system needs to ensure coherency of data between different bus masters in shareable memory region. |
Revision as of 17:16, 13 May 2019
embOS is a priority-controlled real-time operating system, designed to be used as foundation for the development of embedded applications.
FAQ
I want use the Cortex-M memory attributes with embOS-MPU Cortex-M The Cortex-M memory attributes include the following:
Bufferable: Write to memory can be carried out by a write buffer while the processor continues on next instruction execution. Cacheable: Data obtained from memory read can be copied to a memory cache so that next time it is accessed the value can be obtained from the cache to speed up the program execution. Sharable: Data in this memory region could be shared by multiple bus masters. Memory system needs to ensure coherency of data between different bus masters in shareable memory region.