Difference between revisions of "embOS MPU on CortexM"
m (Kai moved page embOS:MPU on CortexM to embOS MPU on CortexM without leaving a redirect) |
|||
Line 45: | Line 45: | ||
0 ENABLE R/W — Region enable |
0 ENABLE R/W — Region enable |
||
− | + | Possible values are: |
|
+ | {| class="wikitable" |
||
− | TEX C B Description Region Shareability |
||
+ | |- |
||
− | b000 0 0 Strongly ordered (transfers carry out and complete in programmed order) Shareable |
||
+ | ! TEX || C || B || S || Memory Type || Shareability || Other attributes |
||
− | b000 0 1 Shared device (write can be buffered) Shareable |
||
+ | |- |
||
− | b000 1 0 Outer and inner write-through; no write allocate [S] |
||
+ | | rowspan="8" | 000 || rowspan="4" | 0 || rowspan="2" | 0 || 0 || rowspan="2" | Strongly ordered || rowspan="4" | Shareable || rowspan="4" | - |
||
− | b000 1 1 Outer and inner write-back; no write allocate [S] |
||
+ | |- |
||
− | b001 0 0 Outer and inner non cacheable [S] |
||
+ | | 1 |
||
− | b001 0 1 Reserved Reserved |
||
+ | |- |
||
− | b001 1 0 Implementation defined – |
||
+ | | rowspan="2" | 1 || 0 || rowspan="2" | Device |
||
− | b001 1 1 Outer and inner write-back; write and read allocate [S] |
||
+ | |- |
||
− | b010 0 0 Nonshared device Not shared |
||
+ | | 1 |
||
− | b010 0 1 Reserved Reserved |
||
+ | |- |
||
− | b010 1 X Reserved Reserved |
||
+ | | rowspan="4" | 1 || rowspan="2" | 0 || 0 || rowspan="6" | Normal || Not shareable || rowspan="2" | Outer and inner write-through. No write allocate. |
||
− | b1BB A A Cached memory; BB = outer policy, AA = inner policy [S] |
||
+ | |- |
||
+ | | 1 || Shareable |
||
+ | |- |
||
+ | | rowspan="2" | 1 || 0 || Not shareable || rowspan="2" | Outer and inner write-back. No write allocate. |
||
+ | |- |
||
+ | | 1 || Shareable |
||
+ | |- |
||
+ | | rowspan="8" | 001 || rowspan="4" | 0 || rowspan="2" | 0 || 0 || Not shareable || rowspan="6" | - |
||
+ | |- |
||
+ | | 1 || Shareable |
||
+ | |- |
||
+ | | rowspan="2" | 1 || 0 || colspan="2" rowspan="2" | Reserved encoding |
||
+ | |- |
||
+ | | 1 |
||
+ | |- |
||
+ | | rowspan="4" | 1 || rowspan="2" | 0 || 0 || colspan="2" rowspan="2" | Implementation defined |
||
+ | |- |
||
+ | | 1 |
||
+ | |- |
||
+ | | rowspan="2" | 1 || 0 || rowspan="2" | Normal || Not shareable || rowspan="2" | Outer and inner write-back. Write and read allocate. |
||
+ | |- |
||
+ | | 1 || Shareable |
||
+ | |- |
||
+ | | rowspan="8" | 010 || rowspan="4" | 0 || rowspan="2" | 0 || 0 || rowspan="2" | Device || rowspan="2" | Not shareable || rowspan="2" | Nonshared device. |
||
+ | |- |
||
+ | | 1 |
||
+ | |- |
||
+ | | rowspan="2" | 1 || 0 || rowspan="6" colspan="2" | Reserved encoding || rowspan="8" | - |
||
+ | |- |
||
+ | | 1 |
||
+ | |- |
||
+ | | rowspan="4" | 1 || rowspan="2" | 0 || 0 |
||
+ | |- |
||
+ | | 1 |
||
+ | |- |
||
+ | | rowspan="2" | 0 || 0 |
||
+ | |- |
||
+ | | 1 |
||
+ | |- |
||
+ | | rowspan="2" | 1BB || rowspan="2" | A || rowspan="2" | A || 0 || rowspan="2" | Normal || Not shareable |
||
+ | |- |
||
+ | | 1 || Shareable |
||
+ | |} |
||
− | with the following encoding of Inner and Outer Cache Policy, when |
+ | with the following encoding of Inner and Outer Cache Policy, when the [[MSB|most significant bit]] of TEX is set to 1: |
+ | {| class="wikitable" |
||
− | Memory Attribute Encoding (AA and BB) Cache Policy |
||
+ | |- |
||
− | 00 Noncacheable |
||
+ | ! Encoding (AA or BB) || Cache Policy |
||
− | 01 Write back, write, and read allocate |
||
+ | |- |
||
− | 10 Write through, no write allocate |
||
+ | | 00 || Non-cacheable |
||
− | 11 Write back, no write allocate |
||
+ | |- |
||
+ | | 01 || Write back, write and read allocate |
||
+ | |- |
||
+ | | 10 || Write through, no write allocate |
||
+ | |- |
||
+ | | 11 || Write back, no write allocate |
||
+ | |} |
||
With embOS-MPU Cortex-M the ''Attributes'' parameter is shifted by 16 bits and set in the Cortex-M Region Base Attribute and Size Register. |
With embOS-MPU Cortex-M the ''Attributes'' parameter is shifted by 16 bits and set in the Cortex-M Region Base Attribute and Size Register. |
Revision as of 15:21, 12 November 2020
With embOS-MPU different memory regions with separate access rights and memory attributes can be defined. A memory region can be added with OS_MPU_AddRegion().
OS_MPU_AddRegion()
OS_MPU_AddRegion() has the following prototype:
void OS_MPU_AddRegion(OS_TASK* pTask,
OS_U32 BaseAddr,
OS_U32 Size,
OS_U32 Permissions,
OS_U32 Attributes);
ARMv7-M Memory Attributes
embOS-MPU includes defines for the permissions (e.g. OS_MPU_READONLY), but not for the attributes since they are core specific.
The Cortex-M memory attributes include the following bits:
Bufferable | Write to memory can be carried out by a write buffer while the processor continues on next instruction execution. |
Cacheable | Data obtained from memory read can be copied to a memory cache so that next time it is accessed the value can be obtained from the cache to speed up the program execution. |
Sharable | Data in this memory region could be shared by multiple bus masters. Memory system needs to ensure coherency of data between different bus masters in shareable memory region. |
TEX | Type Extension field |
These bits are implemented in the Cortex-M MPU Region Base Attribute and Size Register (0xE000EDA0):
31:29 Reserved 28 XN R/W — Instruction Access Disable (1 = disable instruction fetch from this region; an attempt to do so will result in a memory management fault) 27 Reserved 26:24 AP R/W — Data Access Permission field 23:22 Reserved 21:19 TEX R/W — Type Extension field 18 S R/W — Shareable 17 C R/W — Cacheable 16 B R/W — Bufferable 15:8 SRD R/W — Subregion disable 7:6 Reserved 5:1 REGION SIZE R/W — MPU Protection Region size 0 ENABLE R/W — Region enable
Possible values are:
TEX | C | B | S | Memory Type | Shareability | Other attributes |
---|---|---|---|---|---|---|
000 | 0 | 0 | 0 | Strongly ordered | Shareable | - |
1 | ||||||
1 | 0 | Device | ||||
1 | ||||||
1 | 0 | 0 | Normal | Not shareable | Outer and inner write-through. No write allocate. | |
1 | Shareable | |||||
1 | 0 | Not shareable | Outer and inner write-back. No write allocate. | |||
1 | Shareable | |||||
001 | 0 | 0 | 0 | Not shareable | - | |
1 | Shareable | |||||
1 | 0 | Reserved encoding | ||||
1 | ||||||
1 | 0 | 0 | Implementation defined | |||
1 | ||||||
1 | 0 | Normal | Not shareable | Outer and inner write-back. Write and read allocate. | ||
1 | Shareable | |||||
010 | 0 | 0 | 0 | Device | Not shareable | Nonshared device. |
1 | ||||||
1 | 0 | Reserved encoding | - | |||
1 | ||||||
1 | 0 | 0 | ||||
1 | ||||||
0 | 0 | |||||
1 | ||||||
1BB | A | A | 0 | Normal | Not shareable | |
1 | Shareable |
with the following encoding of Inner and Outer Cache Policy, when the most significant bit of TEX is set to 1:
Encoding (AA or BB) | Cache Policy |
---|---|
00 | Non-cacheable |
01 | Write back, write and read allocate |
10 | Write through, no write allocate |
11 | Write back, no write allocate |
With embOS-MPU Cortex-M the Attributes parameter is shifted by 16 bits and set in the Cortex-M Region Base Attribute and Size Register.
Example
Setting the memory attribute of a region to Write back, no write allocate:
#define TEX_100 (4u << 3)
#define CACHEABLE (1u << 1)
#define BUFFERABLE (1u << 0)
OS_MPU_AddRegion(&HPTask, 0x00, 0x2000, OS_MPU_READONLY, TEX_100 | BUFFERABLE | CACHEABLE);