Difference between revisions of "XHSC HC32L19x"
(Created page with "Category:Device families The '''XHSC HC32L19x''' are [SHORT_DESCRIPTION] __TOC__ ==Flash Banks== ===Internal Flash=== {| class="seggertable" |- ! Flash Bank !! Base addre...") |
|||
Line 1: | Line 1: | ||
[[Category:Device families]] |
[[Category:Device families]] |
||
− | The '''XHSC HC32L19x''' are |
+ | The '''XHSC HC32L19x''' are Cortex-M0+ based micro controllers. |
__TOC__ |
__TOC__ |
||
Line 22: | Line 22: | ||
==Evaluation Boards== |
==Evaluation Boards== |
||
+ | *[[HC32LF17/9xGO-STK-V2.0|XHSC HC32LF17/9xGO-STK-V2.0]] |
||
− | *[[WikiTemplateEvalBoard|[SiliconVendor] [EvalBoardName]]] |
||
==Example Application== |
==Example Application== |
||
− | *[[ |
+ | *[[HC32LF17/9xGO-STK-V2.0#Example_Project |XHSC HC32LF17/9xGO-STK-V2.0]] |
Revision as of 19:10, 17 June 2024
The XHSC HC32L19x are Cortex-M0+ based micro controllers.
Contents
Flash Banks
Internal Flash
Flash Bank | Base address | Size | J-Link Support |
---|---|---|---|
Internal Flash | 0x00000000 | 256 KB | ![]() |
Watchdog Handling
- The device has a watchdog [WDT].
- The watchdog is fed during flash programming.
Device Specific Handling
Connect
Reset
- The device uses normal Cortex-M reset, no special handling necessary, like described here.