Difference between revisions of "XHSC HC32L19x"
(→Device Specific Handling) |
(→Evaluation Boards) |
||
| Line 21: | Line 21: | ||
==Evaluation Boards== |
==Evaluation Boards== |
||
| − | *[[ |
+ | *[[XHSC_HC32LF17/9xGO-STK-V2.0|XHSC HC32LF17/9xGO-STK-V2.0]] |
==Example Application== |
==Example Application== |
||
Revision as of 19:11, 17 June 2024
The XHSC HC32L19x are Cortex-M0+ based micro controllers.
Contents
Flash Banks
Internal Flash
| Flash Bank | Base address | Size | J-Link Support |
|---|---|---|---|
| Internal Flash | 0x00000000 | 256 KB | 
|
Watchdog Handling
- The device has a watchdog [WDT].
- The watchdog is fed during flash programming.
Device Specific Handling
Reset
- The device uses normal Cortex-M reset, no special handling necessary, like described here.
