XHSC HC32L19x

From SEGGER Wiki
Revision as of 19:07, 17 June 2024 by Torben.scharping (talk | contribs) (Created page with "Category:Device families The '''XHSC HC32L19x''' are [SHORT_DESCRIPTION] __TOC__ ==Flash Banks== ===Internal Flash=== {| class="seggertable" |- ! Flash Bank !! Base addre...")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search

The XHSC HC32L19x are [SHORT_DESCRIPTION]

Flash Banks

Internal Flash

Flash Bank Base address Size J-Link Support
Internal Flash 0x00000000 256 KB YES.png

Watchdog Handling

  • The device has a watchdog [WDT].
  • The watchdog is fed during flash programming.

Device Specific Handling

Connect

Reset

  • The device uses normal Cortex-M reset, no special handling necessary, like described here.

Evaluation Boards

Example Application

Retrieved from "https://wiki.segger.com/index.php?title=XHSC_HC32L19x&oldid=20249"