GigaDevice GD32F5

From SEGGER Wiki
Revision as of 09:07, 25 June 2024 by Torben.scharping (talk | contribs)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search

The GigaDevice GD32F5 series are 32-bit general-purpose microcontrollers based on the ARM Cortex-M33 processor.

Flash Banks

Internal Flash

Flash Bank Base address Size J-Link Support
Main flash 0x08000000 Up to 3072 KB YES.png
OTP Block 1 (data) 0x1FF00000 8 KB NO.png
OTP Block 2 (data) 0x1FF20000 512 B NO.png
OTP Block 1 (lock) 0x1FF20200 16 B NO.png
OTP Block 2 (lock) 0x1FF20210 16 B NO.png
OTP0 Block (data) 0x1FFF7800 64 B NO.png
OTP0 Block (lock) 0x1FFF7840 16 B NO.png
Option Bytes (Bank 0) 0x1FFFC000 16 B NO.png
Option Bytes (Bank 1) 0x1FFEC000 16 B NO.png

ECC RAM

In order to prevent errors when reading first time, the DLL initializes the first 256KB of RAM starting at 0x2000 0000.

Watchdog Handling

  • The device does have 2 watchdogs, FWDGT and WWDGT.
  • The WWDGT watchdog is fed during flash programming.

Device Specific Handling

Connect

  • On Connect, protection level is checked. For further information regarding this, please click here.

Reset

  • The device uses normal Cortex-M reset, no special handling necessary, like described here.

Evaluation Boards

Example Application