Difference between revisions of "Renesas EK-RA6M4"

From SEGGER Wiki
Jump to: navigation, search
(Created page with "__TOC__ This article describes specifics for the Renesas EK-RA6M4 evaluation board.<br> '''[PICTURE OF BOARD]''' 450px == Pr...")
 
(Preparing for J-Link)
Line 6: Line 6:
   
 
== Preparing for J-Link ==
 
== Preparing for J-Link ==
*Connect the J-Link to ......
+
*Connect the J-Link to this pins:
  +
{| class="seggertable"
*Power the board via........
 
  +
|-
  +
! J-Link Pin || Connector !! Pin || Name
  +
|-
  +
| VTref || J4 || 1 || +3V3
  +
|-
  +
| GND || J4 || 39 || GND
  +
|-
  +
| TMS/SWDIO || J3 || 3 || P108
  +
|-
  +
| TCK/SWCLK || J4 || 38 || P300
  +
|}
  +
*Power the board via J11.
 
* Verify the Connection with e.g. [https://wiki.segger.com/J-Link_cannot_connect_to_the_CPU#Verify_functionality_using_J-Link_Commander J-Link Commander]. The output should look as follows:
 
* Verify the Connection with e.g. [https://wiki.segger.com/J-Link_cannot_connect_to_the_CPU#Verify_functionality_using_J-Link_Commander J-Link Commander]. The output should look as follows:
'''[PICTURE OF CONNECT]'''
 
 
[[File:Renesas_R7FA6M4AF3_EK-RA6M4_connect.PNG|400px]]
 
[[File:Renesas_R7FA6M4AF3_EK-RA6M4_connect.PNG|400px]]
   

Revision as of 14:40, 27 June 2024

This article describes specifics for the Renesas EK-RA6M4 evaluation board.
[PICTURE OF BOARD] Renesas R7FA6M4AF3 EK-RA6M4 picture.jpg

Preparing for J-Link

  • Connect the J-Link to this pins:
J-Link Pin Connector Pin Name
VTref J4 1 +3V3
GND J4 39 GND
TMS/SWDIO J3 3 P108
TCK/SWCLK J4 38 P300
  • Power the board via J11.
  • Verify the Connection with e.g. J-Link Commander. The output should look as follows:

Renesas R7FA6M4AF3 EK-RA6M4 connect.PNG

Example Project

The following example project was created with the SEGGER Embedded Studio project wizard and runs out-of-the-box on the Renesas EK-RA6M4.
It is a simple Hello World sample linked into the internal flash.

SETUP