Difference between revisions of "Microchip PIC32CM Lx"
Line 18: | Line 18: | ||
|} |
|} |
||
− | |||
− | ====ECC Flash [OPTIONAL]==== |
||
− | *Describe ECC Flash restriction here. |
||
− | |||
− | ===QSPI Flash=== |
||
− | QSPI flash programming requires special handling compared to internal flash. For more information about this, please see the [[QSPI Flash Programming Support | QSPI Flash Programming Support article]].<br> |
||
− | J-Link supports multiple pin configurations for [DEVICE]. The default loader is marked in '''bold'''. |
||
− | {| class="seggertable" |
||
− | |- |
||
− | ! Device !! Base address !! Maximum size !! Supported pin configuration |
||
− | |- |
||
− | | [DEVICE]|| [BANK_BASE_ADDRESS] || [MAX_SPI_FLASH_SIZE] MB || |
||
− | *'''[LOADER_NAME]''' |
||
− | *[LOADER_NAME] |
||
− | *[LOADER_NAME] |
||
− | |} |
||
− | |||
− | ==ECC RAM [OPTIONAL]== |
||
− | *Describe ECC RAM restriction here. |
||
− | |||
− | ==Vector Table Remap [OPTIONAL]== |
||
− | *Describe Vector Table Remap here.. |
||
==Watchdog Handling== |
==Watchdog Handling== |
||
+ | *If the watchdog is enabled, it is feed. |
||
− | *The device does not have a watchdog. |
||
+ | *If watchdog is in window mode, no feeding is done, because timer registers are no accessible. |
||
− | *The device has a watchdog [WATCHDOGNAME]. |
||
− | *The watchdog is fed during flash programming. |
||
− | *If the watchdog is enabled, it is turned off during flash programming and turned back on afterwards. |
||
− | |||
− | |||
− | ==Multi-Core Support [OPTIONAL]== |
||
− | Before proceeding with this article, please check out the generic article regarding Multi-Core debugging [[Multi-Core_Debugging | here]].<br> |
||
− | The [DeviceFamily]family comes with a variety of multi-core options.<br> |
||
− | Some devices from this family feature a secondary core which is disabled after reset / by default.<br> |
||
− | Some of the are available with enabled ''lockstep'' mode, only. <br> |
||
− | In below, the debug related multi-core behavior of the J-Link is described for each core: |
||
− | ===Main core=== |
||
− | ====Init/Setup==== |
||
− | *Initializes the ECC RAM, see [[XXX | XXX]] |
||
− | *Enables debugging |
||
− | ====Reset==== |
||
− | *Device specific reset is performed, see [[XXX | XXX]] |
||
− | ====Attach==== |
||
− | *Attach is not supported because the J-Link initializes certain RAM regions by default |
||
− | ===Secondary core(s)=== |
||
− | ====Init/Setup==== |
||
− | *If the main core session has not been started / debugging is not enabled yet, the secondary core executes the enable debug sequence. |
||
− | *If the secondary core is not enabled yet, it will be enabled / release from reset |
||
− | ====Reset==== |
||
− | No reset is performed. |
||
− | ====Attach==== |
||
− | *Attach is supported / desired |
||
==Device Specific Handling== |
==Device Specific Handling== |
||
===Reset=== |
===Reset=== |
||
− | *The devices uses normal Cortex-M reset, |
+ | *The devices uses normal Cortex-M reset, but special communication with BOOT Rom is done afterwards. |
− | *The devices uses Cortex-M Core reset, no special handling necessary, like described [[J-Link_Reset_Strategies#Type_1:_Core | here]]. |
||
− | *The devices uses Cortex-M Rest Pin, no special handling necessary, like described [[J-Link_Reset_Strategies#Type_2:_ResetPin | here]]. |
||
− | *The device uses custom reset:..... |
||
− | |||
− | ==Limitations== |
||
− | ===Dual Core Support=== |
||
− | Some XXX devices feature a second core. Right now, the J-Link software does support the main core, only. Support for the second core is planned for future versions. |
||
===Attach=== |
===Attach=== |
||
− | Attach is |
+ | Attach is supported is device is not secured. |
==Evaluation Boards== |
==Evaluation Boards== |
Revision as of 07:25, 2 May 2023
. The Microchip PIC32MC Lx are Robust Security, Ultra-Low Power and Enhanced Touch Microcontrollers Based on Arm® Cortex®-M23 Core.
Contents
Flash Banks
Internal Flash
Flash Bank | Base address | Size | J-Link Support |
---|---|---|---|
Internal Flash | 0x00000000 | 256/512 KB | |
Data Flash | 0x00400000 | 8/16 KB | |
User Row | 0x00804000 | 36 B | |
BOCOR | 0x0080C000 | 8/32/48 B |
Watchdog Handling
- If the watchdog is enabled, it is feed.
- If watchdog is in window mode, no feeding is done, because timer registers are no accessible.
Device Specific Handling
Reset
- The devices uses normal Cortex-M reset, but special communication with BOOT Rom is done afterwards.
Attach
Attach is supported is device is not secured.
Evaluation Boards
- [SiliconVendor] [EvalBoardName] evaluation board: http://techwiki.segger.local/WikiTemplateEvalBoard
Example Application
- [SiliconVendor] [EvalBoardName] evaluation board: http://techwiki.segger.local/WikiTemplateEvalBoard#Example_Project