Difference between revisions of "ESWIN EMU32VL170"

From SEGGER Wiki
Jump to: navigation, search
(Device Specific Handling)
Line 18: Line 18:
   
 
==Device Specific Handling==
 
==Device Specific Handling==
===Connect===
 
 
===Reset===
 
===Reset===
*The devices uses normal Cortex-M reset, no special handling necessary, like described [[J-Link_Reset_Strategies#Type_0:_Normal | here]].
+
*The devices uses normal RISC-V reset, no special handling necessary, like described here.
*The devices uses Cortex-M Core reset, no special handling necessary, like described [[J-Link_Reset_Strategies#Type_1:_Core | here]].
 
*The devices uses Cortex-M Rest Pin, no special handling necessary, like described [[J-Link_Reset_Strategies#Type_2:_ResetPin | here]].
 
*The devices uses Cortex-A reset, no special handling necessary, like described [[J-Link_Reset_Strategies#Strategies for Cortex-A devices | here]].
 
*The devices uses Cortex-R reset, no special handling necessary, like described [[J-Link_Reset_Strategies#Strategies for Cortex-R devices | here]].
 
*The devices uses ARMv8-A reset, no special handling necessary, like described [[J-Link_Reset_Strategies#Strategies for ARMv8-A devices | here]].
 
*The devices uses ARMv8-R reset, no special handling necessary, like described [[J-Link_Reset_Strategies#Strategies for ARMv8-R devices | here]].
 
*The device uses custom reset:.....
 
 
   
 
==Evaluation Boards==
 
==Evaluation Boards==

Revision as of 16:25, 27 September 2023

The ESWIN EMU32Vl170 are RISC-V

Flash Banks

Internal Flash

Flash Bank Base address Size J-Link Support
Internal Flash 0x25000000 128 KB YES.png


Watchdog Handling

  • The device has a watchdog WDT.
  • The watchdog is fed during flash programming.


Device Specific Handling

Reset

  • The devices uses normal RISC-V reset, no special handling necessary, like described here.

Evaluation Boards

Example Application