Difference between revisions of "ESWIN ECR2560"

From SEGGER Wiki
Jump to: navigation, search
Line 1: Line 1:
The '''ESWIN ECR2560''' are 32-bit microcontrollers based on RISC-V architecture with RV32EC instruction set.
+
The '''ESWIN ECR2560''' are 32-bit microcontrollers based on RISC-V core with radio.
 
__TOC__
 
__TOC__
   
Line 8: Line 8:
 
! Flash Bank || Base address !! Size || J-Link Support
 
! Flash Bank || Base address !! Size || J-Link Support
 
|-
 
|-
| Internal Flash || 0x25000000 || 128 KB || style="text-align:center;"| {{YES}}
+
| Internal Flash || 0x40400000 || 256 KB || style="text-align:center;"| {{YES}}
 
|}
 
|}
   

Revision as of 09:39, 28 September 2023

The ESWIN ECR2560 are 32-bit microcontrollers based on RISC-V core with radio.

Flash Banks

Internal Flash

Flash Bank Base address Size J-Link Support
Internal Flash 0x40400000 256 KB YES.png

Watchdog Handling

  • The device has a watchdog WDT.
  • The watchdog is fed during flash programming.

Device Specific Handling

Reset

  • The devices uses normal RISC-V reset, no special handling necessary, like described here.

Evaluation Boards

Example Application