Difference between revisions of "Silicon Labs EFR32xG22"
(→Secure boot) |
(→Limitations) |
||
Line 27: | Line 27: | ||
==Limitations== |
==Limitations== |
||
===Security=== |
===Security=== |
||
+ | See: [[Silicon Labs EFx32 Series 2#Debug lock | Silicon Labs EFx32 Series 2]] article. |
||
− | The device allows security to be set. If set & mass erase is enabled, the User will be asked if the device should be mass erase during connect. |
||
=== Secure boot === |
=== Secure boot === |
||
See: [[Silicon Labs EFx32 Series 2#Secure boot specific | Silicon Labs EFx32 Series 2]] article. |
See: [[Silicon Labs EFx32 Series 2#Secure boot specific | Silicon Labs EFx32 Series 2]] article. |
Revision as of 16:16, 10 October 2023
The Silicon Labs (SiLabs) EFR32xG22xxx series devices are Cortex-M33 based MCUs. These MCUs are part of the EFx32 Series 2 devices.
Contents
EFx32 Series 2 specifics
Please refer to the Silicon Labs EFx32 Series 2 article.
Flash Banks
Internal Flash
Flash Bank | Base address | Size | J-Link Support |
---|---|---|---|
Internal flash | 0x0000_0000 | Up to 512 KB | |
User Data | 0x0FE0_0000 | 1 KB |
Watchdog Handling
The device has a watchdog, which is fed during flash programming, if enabled.
Device Specific Handling
Connect
Reset
- The devices uses a special reset, halting the device after bootloader, on the ResetHandler.
Limitations
Security
See: Silicon Labs EFx32 Series 2 article.
Secure boot
See: Silicon Labs EFx32 Series 2 article.