Difference between revisions of "Silicon Labs EFR32xG27"
(→Reset) |
|||
(5 intermediate revisions by the same user not shown) | |||
Line 25: | Line 25: | ||
*The device has 1 Watchdog, which is fed during programming, if enabled. |
*The device has 1 Watchdog, which is fed during programming, if enabled. |
||
− | ==Device Specific Handling== |
+ | == Device Specific Handling == |
− | ===Reset=== |
+ | === Reset === |
− | + | The devices uses a special reset, which halts the device after bootloader (on ResetHandler). |
|
− | === |
+ | === Security === |
+ | See: [[Silicon Labs EFx32 Series 2#Debug lock | Silicon Labs EFx32 Series 2]] article. |
||
− | * Attach is supported. |
||
− | === |
+ | === Secure boot === |
+ | See: [[Silicon Labs EFx32 Series 2#Secure boot specific | Silicon Labs EFx32 Series 2]] article. |
||
− | * If device is secured, User is offered an unsecure by mass erase. |
||
− | ==Evaluation Boards== |
+ | == Evaluation Boards == |
* [[Silicon Labs BRD4111B]] |
* [[Silicon Labs BRD4111B]] |
||
− | ==Example Application== |
+ | == Example Application == |
* [[Silicon Labs BRD4111B#Example Project | Silicon Labs BRD4111B]] |
* [[Silicon Labs BRD4111B#Example Project | Silicon Labs BRD4111B]] |
Revision as of 16:30, 10 October 2023
The Silicon Labs EFR32xG27 are wireless SoCs based on Cortex-M33 microcontrollers. These MCUs are part of the EFx32 Series 2 devices.
Sub families are:
- EFR32BG27
- EFR32MG27
Contents
EFx32 Series 2 specifics
Please refer to the Silicon Labs EFx32 Series 2 article.
Flash Banks
Internal Flash
Flash Bank | Base address | Size | J-Link Support |
---|---|---|---|
Internal flash | 0x08000000 | 1024 KB | |
User Data | 0x0FE00000 | 1 KB |
Watchdog Handling
- The device has 1 Watchdog, which is fed during programming, if enabled.
Device Specific Handling
Reset
The devices uses a special reset, which halts the device after bootloader (on ResetHandler).
Security
See: Silicon Labs EFx32 Series 2 article.
Secure boot
See: Silicon Labs EFx32 Series 2 article.