Difference between revisions of "NXP i.MX 8M"
m (Artjom.Kister moved page i.MX 8M to NXP i.MX 8M) |
|||
(2 intermediate revisions by one other user not shown) | |||
Line 1: | Line 1: | ||
+ | [[Category:Device families]] |
||
+ | The '''NXP i.MX 8M''' are embedded multi-core processors consisting of one Cortex-M4 and up to four Cortex-A53. |
||
__TOC__ |
__TOC__ |
||
+ | ==External Boot Devices== |
||
− | The '''NXP i.MX 8M''' is a embedded multi-core processor consisting of one Cortex-M4 and four Cortex-A53. |
||
+ | Programming of external boot media(eMMC, SDHC, QSPI/NAND Flash) is supported natively through USB Serial interface. |
||
+ | ==Multi-Core Support== |
||
− | == Debugging == |
||
+ | Before proceeding with this article, please check out the generic article regarding Multi-Core debugging [[Multi-Core_Debugging | here]].<br> |
||
− | J-Link supports debugging for the Cortex-M4. During connect the M4 is set to execute an endless loop at 0x1FFE0000 (TCML RAM) and afterwards halted. |
||
+ | The i.MX 8M family comes with a variety of multi-core options listed in the following table:<br> |
||
+ | {| class="seggertable" |
||
+ | |- |
||
+ | ! Core || J-Link Support |
||
+ | |- |
||
+ | | 4 x Cortex-A53 ||style="text-align:center;"| {{NO}} |
||
+ | |- |
||
+ | | 1 x Cortex-M4F ||style="text-align:center;"| {{YES}} |
||
+ | |- |
||
+ | |} |
||
+ | In below, the debug related multi-core behavior of the J-Link is described for each core: |
||
− | === Reset === |
||
+ | |||
− | J-Link currently does not support device reset. |
||
+ | ===Cortex-M4 core(s)=== |
||
+ | ====Init/Setup==== |
||
+ | The core(s) are enabled after boot. |
||
+ | During connect the M4 is set to execute an endless loop at 0x1FFE0000 (TCM RAM). |
||
+ | ====Reset==== |
||
+ | Reset is performed by using device-specific registers, than target CPU is halted. |
||
+ | ====Attach==== |
||
+ | Attach is not supported by default because the J-Link initializes certain RAM regions. |
||
+ | |||
+ | ==Device Specific Handling== |
||
+ | ===Connect=== |
||
+ | After the boot stage J-Link writes an "infinite loop" code to the start of the M4s TCM RAM. |
||
+ | |||
+ | ==Evaluation Boards== |
||
+ | *[[NXP_8MMINILPD4-EVKB | 8MMINILPD4-EVKB]] |
||
+ | |||
+ | ==Example Application== |
||
+ | *[[File:NXP_8MMINILPD4_EVKB_M4_TestProject_ES_8V10.zip]] |
Latest revision as of 13:07, 15 May 2024
The NXP i.MX 8M are embedded multi-core processors consisting of one Cortex-M4 and up to four Cortex-A53.
Contents
External Boot Devices
Programming of external boot media(eMMC, SDHC, QSPI/NAND Flash) is supported natively through USB Serial interface.
Multi-Core Support
Before proceeding with this article, please check out the generic article regarding Multi-Core debugging here.
The i.MX 8M family comes with a variety of multi-core options listed in the following table:
Core | J-Link Support |
---|---|
4 x Cortex-A53 | |
1 x Cortex-M4F |
In below, the debug related multi-core behavior of the J-Link is described for each core:
Cortex-M4 core(s)
Init/Setup
The core(s) are enabled after boot. During connect the M4 is set to execute an endless loop at 0x1FFE0000 (TCM RAM).
Reset
Reset is performed by using device-specific registers, than target CPU is halted.
Attach
Attach is not supported by default because the J-Link initializes certain RAM regions.
Device Specific Handling
Connect
After the boot stage J-Link writes an "infinite loop" code to the start of the M4s TCM RAM.