Difference between revisions of "GigaDevice GD32103B-EVAL"
(→Preparing for J-Link) |
|||
| (3 intermediate revisions by the same user not shown) | |||
| Line 3: | Line 3: | ||
This article describes specifics for the GigaDevice GD32103B-EVAL evaluation board.<br> |
This article describes specifics for the GigaDevice GD32103B-EVAL evaluation board.<br> |
||
| − | [[File:GigaDevice_GD32103B-EVAL_GD32F103VB_picture.jpg| |
+ | [[File:GigaDevice_GD32103B-EVAL_GD32F103VB_picture.jpg|500px]] |
== Preparing for J-Link == |
== Preparing for J-Link == |
||
*Connect the J-Link to the JTAG header (JP1) |
*Connect the J-Link to the JTAG header (JP1) |
||
| − | *Power the board via |
+ | *Power the board via CN3. |
* Verify the Connection with e.g. [https://wiki.segger.com/J-Link_cannot_connect_to_the_CPU#Verify_functionality_using_J-Link_Commander J-Link Commander]. The output should look as follows: |
* Verify the Connection with e.g. [https://wiki.segger.com/J-Link_cannot_connect_to_the_CPU#Verify_functionality_using_J-Link_Commander J-Link Commander]. The output should look as follows: |
||
[[File:GigaDevice_GD32103B-EVAL_GD32F103VB_connect.png|400px]] |
[[File:GigaDevice_GD32103B-EVAL_GD32F103VB_connect.png|400px]] |
||
Latest revision as of 16:17, 31 May 2024
This article describes specifics for the GigaDevice GD32103B-EVAL evaluation board.
Preparing for J-Link
- Connect the J-Link to the JTAG header (JP1)
- Power the board via CN3.
- Verify the Connection with e.g. J-Link Commander. The output should look as follows:
Example Project
The following example project was created with the SEGGER Embedded Studio project wizard and runs out-of-the-box on the GigaDevice GD32103B-EVAL.
It is a simple Hello World sample linked into the internal flash.
SETUP
- Embedded Studio: V8.10b
- Hardware: GigaDevice GD32103B-EVAL
- Link: File:GigaDevice GD32F103VB TestProject ES V810b.zip
