Difference between revisions of "Codasip L10"
(Created page with "The Codasip L10 is a 32-bit (RV32) core, designed by [https://codasip.com/products/codasip-risc-v-processors/ Codasip]. __TOC__ = Minimum required J-Link software version =...") |
|||
| (One intermediate revision by one other user not shown) | |||
| Line 1: | Line 1: | ||
| + | [[Category:Device families]] |
||
The Codasip L10 is a 32-bit (RV32) core, designed by [https://codasip.com/products/codasip-risc-v-processors/ Codasip]. |
The Codasip L10 is a 32-bit (RV32) core, designed by [https://codasip.com/products/codasip-risc-v-processors/ Codasip]. |
||
| Line 7: | Line 8: | ||
= RTT support = |
= RTT support = |
||
| + | * RTT is automatically supported by J-Link if the core supports system bus access (SBA) |
||
| − | As the core does not support System Bus Access (SBA), RTT is not supported for this core. |
||
| + | * As SBA is a configuration option of the core, the configuration option must be chosen to have RTT support |
||
| − | = HSS |
+ | = HSS support = |
| + | See RTT. |
||
| − | As the core does not support System Bus Access (SBA), HSS is not supported for this core. |
||
Latest revision as of 11:08, 16 May 2024
The Codasip L10 is a 32-bit (RV32) core, designed by Codasip.
Minimum required J-Link software version
The L10 device selection is supported since V7.24 of the J-Link software.
RTT support
- RTT is automatically supported by J-Link if the core supports system bus access (SBA)
- As SBA is a configuration option of the core, the configuration option must be chosen to have RTT support
HSS support
See RTT.
