Difference between revisions of "J-Trace PRO Cortex-M V2"
(→Hardware and Software Features) |
|||
(2 intermediate revisions by one other user not shown) | |||
Line 18: | Line 18: | ||
|- |
|- |
||
! style="text-align:left;"|USB 3.0 SuperSpeed || {{YES}} |
! style="text-align:left;"|USB 3.0 SuperSpeed || {{YES}} |
||
+ | |- |
||
+ | ! style="text-align:left;"|WinUSB || {{YES}} |
||
|- |
|- |
||
! style="text-align:left;"|Gigabit-Ethernet || {{YES}} |
! style="text-align:left;"|Gigabit-Ethernet || {{YES}} |
||
|- |
|- |
||
! style="text-align:left;"|cJTAG interface || {{YES}} |
! style="text-align:left;"|cJTAG interface || {{YES}} |
||
+ | |- |
||
+ | ! style="text-align:left;"|cJTAG interface without/buggy KEEPER logic || {{YES}} |
||
|- |
|- |
||
! style="text-align:left;"|JTAG interface || {{YES}} |
! style="text-align:left;"|JTAG interface || {{YES}} |
||
Line 71: | Line 75: | ||
|- |
|- |
||
! style="text-align:left;"|Cortex-M33 || {{YES}} |
! style="text-align:left;"|Cortex-M33 || {{YES}} |
||
+ | |- |
||
+ | ! style="text-align:left;"|Cortex-M85 || {{YES}} |
||
|- |
|- |
||
! style="text-align:left;"|SC000 (M0 secure) || {{YES}} |
! style="text-align:left;"|SC000 (M0 secure) || {{YES}} |
Latest revision as of 10:38, 21 June 2022
This page contains the general, mechanical and electrical specifications as well as an overview of supported soft- and hardware features of the SEGGER J-Trace PRO for Cortex-M V2.
Note:
The J-Trace PRO Cortex-M V2 has been superseded and as such is considered a legacy device.
This device is not eligible for support by SEGGER.
Refer to the J-Link Model Overview for a list of most recent devices by SEGGER.
We recommend to make use of the SEGGER Trade-In-Program to upgrade to the current version of the product.
When new features are added, articles for legacy models may not be updated.
Contents
Hardware and Software Features
Hardware version | 2 | |||||
---|---|---|---|---|---|---|
Hardware Features | ||||||
USB 2.0 Hi-Speed | ||||||
USB 3.0 SuperSpeed | ||||||
WinUSB | ||||||
Gigabit-Ethernet | ||||||
cJTAG interface | ||||||
cJTAG interface without/buggy KEEPER logic | ||||||
JTAG interface | ||||||
SWD interface | ||||||
SWO interface | ||||||
ETB Trace Cortex-M | ||||||
ETM Trace Cortex-M | ||||||
Streaming Trace | ||||||
VCOM | ||||||
Memory Stop mode support | ||||||
Cortex-M Monitor Mode debugging | ||||||
5 V Target Supply | ||||||
SWD Multi-Drop | ||||||
CMSIS-DAP mode | ||||||
ARM Cortex Cores | ||||||
Cortex-A53 | ||||||
Cortex-A57 | ||||||
Cortex-A72 | ||||||
Cortex-M0 | ||||||
Cortex-M0+ | ||||||
Cortex-M1 | ||||||
Cortex-M3 | ||||||
Cortex-M4 | ||||||
Cortex-M7 | ||||||
Cortex-M23 | ||||||
Cortex-M33 | ||||||
Cortex-M85 | ||||||
SC000 (M0 secure) | ||||||
SC300 (M3 secure) | ||||||
RISC-V | ||||||
RV32 | ||||||
RV64 |