Difference between revisions of "J-Link ULTRA+ V4"
(Created page with "This page contains the general, mechanical and electrical specifications as well as an overview of supported soft- and hardware features of the SEGGER '''J-Link UTLRA V4'''....") |
(Redirected page to J-Link ULTRA V4) (Tag: New redirect) |
||
Line 1: | Line 1: | ||
+ | #REDIRECT [[J-Link ULTRA V4]] |
||
− | This page contains the general, mechanical and electrical specifications as well as an overview of supported soft- and hardware features of the SEGGER '''J-Link UTLRA V4'''. |
||
− | |||
− | {{DisclaimerLegacyJLink|J-Link UTLRA V4}} |
||
− | |||
− | <br> |
||
− | __TOC__ |
||
− | == Hardware and Software Features == |
||
− | {| class="wikitable" |
||
− | |+ |
||
− | |- |
||
− | |- style="text-align:center" |
||
− | |colspan="8"| Hardware Features |
||
− | |- |
||
− | ! style="text-align:left;"|USB 2.0 Full Speed || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|USB 2.0 Hi-Speed || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|JTAG interface || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|cJTAG interface || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|SWD interface || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|SWO interface || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|SPI interface || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|QSPI interface || {{NO}} |
||
− | |- |
||
− | ! style="text-align:left;"|Microchip ICSP interface || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|Renesas FINE interface || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|SiLabs C2 2-wire interface || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|ETB Trace ARM7/9 || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|ETB Trace Cortex-M || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|ETB Trace Cortex-A/R || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|ETM Trace Cortex-M || {{NO}} |
||
− | |- |
||
− | ! style="text-align:left;"|VCOM || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|Memory Stop mode support || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|Cortex-M Monitor Mode debugging || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|SWD Multi-Drop || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|CMSIS-DAP mode || {{NO}} |
||
− | |- |
||
− | |- style="text-align:center" |
||
− | |colspan="7"| ARM legacy Cores |
||
− | |- |
||
− | ! style="text-align:left;"|ARM7 || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|ARM9 || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|ARM11 || {{YES}} |
||
− | |- |
||
− | |- style="text-align:center" |
||
− | |colspan="7"| ARM Cortex Cores |
||
− | |- |
||
− | ! style="text-align:left;"|Cortex-A5 || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|Cortex-A7 || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|Cortex-A8 || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|Cortex-A9 || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|Cortex-A12 || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|Cortex-A15 || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|Cortex-A17 || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|Cortex-A53 || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|Cortex-A57 || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|Cortex-A72 || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|Cortex-M0 || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|Cortex-M0+ || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|Cortex-M1 || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|Cortex-M3 || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|Cortex-M4 || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|Cortex-M7 || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|Cortex-M23 || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|Cortex-M33 || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|Cortex-R4 || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|Cortex-R5 || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|Cortex-R8 || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|SC000 (M0 secure) || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|SC300 (M3 secure) || {{YES}} |
||
− | |- |
||
− | |- style="text-align:center" |
||
− | |colspan="7"| RISC-V |
||
− | |- |
||
− | ! style="text-align:left;"|RV32 || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|RV64 || {{YES}} |
||
− | |- |
||
− | |- style="text-align:center" |
||
− | |colspan="7"| Microchip PIC32 |
||
− | |- |
||
− | ! style="text-align:left;"|PIC32MX || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|PIC32MZ || {{YES}} |
||
− | |- |
||
− | |- style="text-align:center" |
||
− | |colspan="7"| SiLabs 8051 |
||
− | |- |
||
− | ! style="text-align:left;"|EFM8 || {{YES}} |
||
− | |- |
||
− | |- style="text-align:center" |
||
− | |colspan="7"| Renesas RX |
||
− | |- |
||
− | ! style="text-align:left;"|RX110 || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|RX111 || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|RX210 || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|RX21A || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|RX220 || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|RX610 || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|RX621 || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|RX62G || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|RX62G || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|RX62N || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|RX62T || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|RX630 || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|RX631 || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|RX63N || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|RX63T || {{YES}} |
||
− | |- |
||
− | ! style="text-align:left;"|RX64M || {{YES}} |
||
− | |} |
Latest revision as of 18:39, 7 February 2022
Redirect to: