Difference between revisions of "Flasher PRO V5"
m (→Hardware Features) |
|||
(3 intermediate revisions by 2 users not shown) | |||
Line 6: | Line 6: | ||
{| class="seggertable" |
{| class="seggertable" |
||
|- |
|- |
||
+ | ! Feature !! Supported |
||
− | !style="position:sticky; top:0"|Feature !!style="position:sticky; top:0"| S !!style="position:sticky; top:0"| PC |
||
|- |
|- |
||
+ | | USB 2.0 Full Speed ||style="text-align:center;"| {{YES}} |
||
− | !colspan=3| S = Standalone mode; PC = PC-based mode |
||
|- |
|- |
||
− | | |
+ | | Ethernet ||style="text-align:center;"| {{YES}} |
|- |
|- |
||
− | | |
+ | | JTAG interface ||style="text-align:center;"| {{YES}} |
|- |
|- |
||
− | | |
+ | | cJTAG interface ||style="text-align:center;"| {{YES}} |
|- |
|- |
||
− | | cJTAG interface |
+ | | cJTAG interface without/buggy KEEPER logic ||style="text-align:center;"| {{YES}} |
|- |
|- |
||
− | | |
+ | | SWD interface ||style="text-align:center;"| {{YES}} |
|- |
|- |
||
− | | |
+ | | SWO interface ||style="text-align:center;"| {{YES}} |
|- |
|- |
||
− | | |
+ | | SPI interface ||style="text-align:center;"| {{YES}} |
|- |
|- |
||
− | | |
+ | | QSPI interface ||style="text-align:center;"| {{YES}} |
|- |
|- |
||
− | | |
+ | | I²C interface ||style="text-align:center;"| {{YES}} |
|- |
|- |
||
− | | Microchip PIC32 ICSP interface |
+ | | Microchip PIC32 ICSP interface ||style="text-align:center;"| {{YES}} |
|- |
|- |
||
− | | Renesas FINE interface |
+ | | Renesas FINE interface ||style="text-align:center;"| {{YES}} |
|- |
|- |
||
− | | SiLabs C2 2-wire interface |
+ | | SiLabs C2 2-wire interface ||style="text-align:center;"| {{YES}} |
|- |
|- |
||
− | | ETB Trace ARM7/9 ||style="text-align:center;"| {{ |
+ | | ETB Trace ARM7/9 ||style="text-align:center;"| {{NO}} |
|- |
|- |
||
− | | ETB Trace Cortex-M ||style="text-align:center;"| {{ |
+ | | ETB Trace Cortex-M ||style="text-align:center;"| {{NO}} |
|- |
|- |
||
− | | ETB Trace Cortex-A/R ||style="text-align:center;"| {{ |
+ | | ETB Trace Cortex-A/R ||style="text-align:center;"| {{NO}} |
|- |
|- |
||
− | | ETM Trace Cortex-M |
+ | | ETM Trace Cortex-M ||style="text-align:center;"| {{NO}} |
|- |
|- |
||
− | | ETM Trace Cortex-A |
+ | | ETM Trace Cortex-A ||style="text-align:center;"| {{NO}} |
|- |
|- |
||
− | | VCOM |
+ | | VCOM ||style="text-align:center;"| {{NO}} |
|- |
|- |
||
− | | Memory Stop mode support |
+ | | Memory Stop mode support ||style="text-align:center;"| {{YES}} |
|- |
|- |
||
− | | Cortex-M Monitor Mode debugging |
+ | | Cortex-M Monitor Mode debugging ||style="text-align:center;"| {{NO}} |
|- |
|- |
||
− | | SWD Multi-Drop |
+ | | SWD Multi-Drop ||style="text-align:center;"| {{YES}} |
|- |
|- |
||
− | | CMSIS-DAP mode |
+ | | CMSIS-DAP mode ||style="text-align:center;"| {{NO}} |
|} |
|} |
||
Line 144: | Line 144: | ||
|- |
|- |
||
| RX111 ||style="text-align:center;"| {{NO}} ||style="text-align:center;"| {{YES}} |
| RX111 ||style="text-align:center;"| {{NO}} ||style="text-align:center;"| {{YES}} |
||
+ | |- |
||
+ | | RX13T ||style="text-align:center;"| {{NO}} ||style="text-align:center;"| {{YES}} |
||
|- |
|- |
||
| RX210 ||style="text-align:center;"| {{NO}} ||style="text-align:center;"| {{YES}} |
| RX210 ||style="text-align:center;"| {{NO}} ||style="text-align:center;"| {{YES}} |
Latest revision as of 13:44, 6 December 2023
This page contains the general, mechanical and electrical specifications as well as an overview of supported soft- and hardware features of the SEGGER Flasher PRO V5.
Contents
Hardware Features
Feature | Supported |
---|---|
USB 2.0 Full Speed | ![]() |
Ethernet | ![]() |
JTAG interface | ![]() |
cJTAG interface | ![]() |
cJTAG interface without/buggy KEEPER logic | ![]() |
SWD interface | ![]() |
SWO interface | ![]() |
SPI interface | ![]() |
QSPI interface | ![]() |
I²C interface | ![]() |
Microchip PIC32 ICSP interface | ![]() |
Renesas FINE interface | ![]() |
SiLabs C2 2-wire interface | ![]() |
ETB Trace ARM7/9 | ![]() |
ETB Trace Cortex-M | ![]() |
ETB Trace Cortex-A/R | ![]() |
ETM Trace Cortex-M | ![]() |
ETM Trace Cortex-A | ![]() |
VCOM | ![]() |
Memory Stop mode support | ![]() |
Cortex-M Monitor Mode debugging | ![]() |
SWD Multi-Drop | ![]() |
CMSIS-DAP mode | ![]() |
Supported cores
Flasher provides support for the following cores.
Note:
If you are interested in Flasher support for a core that is not listed here, please feel free to request support via the SEGGER support ticket system.
If you are interested in Flasher support for a core that is not listed here, please feel free to request support via the SEGGER support ticket system.
Core | S | PC |
---|---|---|
S = Standalone mode; PC = PC-based mode | ||
ARM legacy Cores | ||
ARM7 | ![]() |
![]() |
ARM9 | ![]() |
![]() |
ARM11 | ![]() |
![]() |
ARM Cortex Cores | ||
Cortex-A5 | ![]() |
![]() |
Cortex-A7 | ![]() |
![]() |
Cortex-A8 | ![]() |
![]() |
Cortex-A9 | ![]() |
![]() |
Cortex-A12 | ![]() |
![]() |
Cortex-A15 | ![]() |
![]() |
Cortex-A17 | ![]() |
![]() |
Cortex-A53 | ![]() |
![]() |
Cortex-A55 | ![]() |
![]() |
Cortex-A57 | ![]() |
![]() |
Cortex-A72 | ![]() |
![]() |
Cortex-M0 | ![]() |
![]() |
Cortex-M0+ | ![]() |
![]() |
Cortex-M1 | ![]() |
![]() |
Cortex-M3 | ![]() |
![]() |
Cortex-M4 | ![]() |
![]() |
Cortex-M7 | ![]() |
![]() |
Cortex-M23 | ![]() |
![]() |
Cortex-M33 | ![]() |
![]() |
Cortex-R4 | ![]() |
![]() |
Cortex-R5 | ![]() |
![]() |
Cortex-R8 | ![]() |
![]() |
SC000 (M0 secure) | ![]() |
![]() |
SC300 (M3 secure) | ![]() |
![]() |
RISC-V | ||
RV32 | ![]() |
![]() |
RV64 | ![]() |
![]() |
Microchip PIC32 | ||
PIC32MX | ![]() |
![]() |
PIC32MZ | ![]() |
![]() |
SiLabs 8051 | ||
EFM8 | ![]() |
![]() |
Renesas RX | ||
RX110 | ![]() |
![]() |
RX111 | ![]() |
![]() |
RX13T | ![]() |
![]() |
RX210 | ![]() |
![]() |
RX21A | ![]() |
![]() |
RX220 | ![]() |
![]() |
RX610 | ![]() |
![]() |
RX621 | ![]() |
![]() |
RX62G | ![]() |
![]() |
RX62N | ![]() |
![]() |
RX62T | ![]() |
![]() |
RX630 | ![]() |
![]() |
RX631 | ![]() |
![]() |
RX63N | ![]() |
![]() |
RX63T | ![]() |
![]() |
RX64M | ![]() |
![]() |