MindMotion MM32F5
Revision as of 16:50, 18 April 2023 by Torben.scharping (talk | contribs)
Contents
The Mindmotion MM32F5270 and MM32F5280 microcontroller is based on ARM®STAR-MC1 processor. Built-in
L1 ICache, DCache, instruction tightly coupled memory ITCM and data tightly coupled memory DTCM,
with high performance and low power consumption.
Supported Flash Banks
Internal Flash
Device | StartAddr | Size | J-Link Support |
---|---|---|---|
MM32F5277 | 0x08000000 | 256 KB | YES |
MM32F5287 | 0x08000000 | 256 KB | YES |
QSPI flash
Device | StartAddr | Size | J-Link Support |
---|---|---|---|
MM32F5277 | 0x90000000 | External, up to 256Mb | Yes |
MM32F5287 | 0x90000000 | In package, 1024/2048Kb | YES |
Option Byte
Device | StartAddr | Size | J-Link Support |
---|---|---|---|
MM32F5277 | 0x1FFFF800 | 512 Byte | Yes |
MM32F5287 | 0x1FFFF800 | 512 Byte | YES |
*** Additional information ***
External QSPI Flash starting at 0x9000 0000 (End is defined by QSPI flash Size)
Pay attention, for debug and flash program support maximum CPU Frequency is 96 MHz.
Reset
The device uses normal reset, no special handling necessary.
Minimum requirements
- J-Link software V7.82b or later
Evaluation Boards
- Mindmotion PLUS5270 MM32F5270 evaluation board: https://wiki.segger.com/Mindmotion_PLUS5270_MM32F5270
Example Application
- Mindmotion PLUS5270 MM32F5270 evaluation board: https://wiki.segger.com/Mindmotion_PLUS5270_MM32F5270#Example_Project