NXP i.MX 8
Revision as of 10:56, 28 March 2024 by Artjom.Kister (talk | contribs) (Artjom.Kister moved page i.MX 8 Family to i.MX 8 Series)
Contents
The NXP i.MX 8 is an embedded multi-core processor consisting of two Cortex-M4, four Cortex-A53 and two Cortex-A72.
Debugging
J-Link supports debugging for the Cortex-M4. During connect the M4 is set to execute an endless loop at 0x1FFE0000 (TCML RAM) and afterwards halted.
Reset
J-Link currently does not support device reset.