Difference between revisions of "ATSAMD specifics"
(Created page with "TBD") |
|||
| Line 1: | Line 1: | ||
| + | __TOC__ |
||
| − | TBD |
||
| + | |||
| + | == Reset extension phase == |
||
| + | When nRESET is released and the SWCLK/TCK pin is low, the MCU enters the so-called "Reset extension phase". |
||
| + | In this phase the CPU does not execute any code. |
||
| + | |||
| + | == Troubleshooting == |
||
| + | When manually toggling the reset pin (e.g. in a production test), it is necessary to pull the SWCLK/TCK pin up, before releasing nRESET: |
||
| + | |||
| + | This ensures that the reset behaves as expected. |
||
Latest revision as of 17:51, 9 December 2019
Contents
Reset extension phase
When nRESET is released and the SWCLK/TCK pin is low, the MCU enters the so-called "Reset extension phase". In this phase the CPU does not execute any code.
Troubleshooting
When manually toggling the reset pin (e.g. in a production test), it is necessary to pull the SWCLK/TCK pin up, before releasing nRESET:
This ensures that the reset behaves as expected.
