Difference between revisions of "ArteryTek AT-START-F405"

From SEGGER Wiki
Jump to: navigation, search
(Created page with "__TOC__ This article describes specifics for the Artery AT-START-F405 evaluation board.<br> 450px == Preparing for J-Li...")
 
(Preparing for J-Link)
Line 15: Line 15:
 
| TDI || J1 || 18|| PA15
 
| TDI || J1 || 18|| PA15
 
|-
 
|-
| TMS/SWDIO || J1 || 14 || PA13
+
| TMS/SWDIO || J1 || 14 || PA13/SWDIO
 
|-
 
|-
| TCK/SWCLK || J1 || 17 || PA14
+
| TCK/SWCLK || J1 || 17 || PA14/SWCLK
 
|-
 
|-
 
| TDO/SWO || J1 || 23 || PB3
 
| TDO/SWO || J1 || 23 || PB3

Revision as of 09:33, 25 January 2024

This article describes specifics for the Artery AT-START-F405 evaluation board.
Artery AT-START-F405 AT32F405RCT7-7 board.jpg

Preparing for J-Link

  • Connect the J-Link to this pins:
J-Link Pin Connector Pin Name
VTref J1 32 VDD
GND J1 31 GND
TDI J1 18 PA15
TMS/SWDIO J1 14 PA13/SWDIO
TCK/SWCLK J1 17 PA14/SWCLK
TDO/SWO J1 23 PB3
RESET J2 7 NRST
  • Power the board via USB CN6 or CN4.
  • Verify the Connection with e.g. J-Link Commander. The output should look as follows:

Artery AT-START-F405 AT32F405RCT7-7 connect.png

Example Project

The following example project was created with the SEGGER Embedded Studio project wizard and runs out-of-the-box on the Artery AT-START-F405.
It is a simple Hello World sample linked into the internal flash.

SETUP