ArteryTek AT-START-F407
Revision as of 18:24, 7 February 2024 by Torben.scharping (talk | contribs) (Created page with "__TOC__ This article describes specifics for the Artery AT-START-F407 evaluation board.<br> 450px == Preparing for J-Lin...")
This article describes specifics for the Artery AT-START-F407 evaluation board.
Preparing for J-Link
- Connect the J-Link to this pins:
J-Link Pin | Connector | Pin | Name |
---|---|---|---|
VTref | J1 | 23 | VDD |
GND | J1 | 22 | GND |
TDI | J1 | 25 | PA15 |
TMS/SWDIO | J1 | 20 | PA13 |
TCK/SWCLK | J1 | 24 | PA14 |
TDO/SWO | J1 | 37 | PB3 |
RESET | J2 | 14 | NRST |
- Power the board via CN4.
- Verify the Connection with e.g. J-Link Commander. The output should look as follows:
Example Project
The following example project was created with the SEGGER Embedded Studio project wizard and runs out-of-the-box on the Artery AT-START-F407.
It is a simple Hello World sample linked into the internal flash.
SETUP
- J-Link software: V7.94j
- Embedded Studio: V7.20
- Hardware: Artery AT-START-F407
- Link: File:Artery AT-START-AT-START-F407 AT32F407VGT7 TestProject ES 7V20.zip