Difference between revisions of "ArteryTek AT-START-F437"
(Created page with "__TOC__ This article describes specifics for the [SiliconVendor] [EvalBoardName] evaluation board.<br> '''[PICTURE OF BOARD]''' 450px == Prepar...") |
m (Torben.scharping moved page Artery AT-START-F437 to ArteryTek AT-START-F437) |
||
| (6 intermediate revisions by the same user not shown) | |||
| Line 1: | Line 1: | ||
__TOC__ |
__TOC__ |
||
| − | This article describes specifics for the |
+ | This article describes specifics for the ArteryTek AT-START-F437 evaluation board.<br> |
| + | [[File:Artery_AT-START-F437_AT32F437ZMT7_board.jpg|450px]] |
||
| − | '''[PICTURE OF BOARD]''' |
||
| − | [[File:VENDOR_BOARDNAME.jpg|450px]] |
||
== Preparing for J-Link == |
== Preparing for J-Link == |
||
| − | *Connect the J-Link to ...... |
||
*Connect the J-Link to this pins: |
*Connect the J-Link to this pins: |
||
{| class="seggertable" |
{| class="seggertable" |
||
| Line 12: | Line 10: | ||
! J-Link Pin || Connector !! Pin || Name |
! J-Link Pin || Connector !! Pin || Name |
||
|- |
|- |
||
| − | | VTref || || || |
+ | | VTref || J1 || 72 || VDD |
|- |
|- |
||
| − | | GND || || || |
+ | | GND || J1 || 71 || GND |
|- |
|- |
||
| − | | |
+ | | TMS/SWDIO || J1 || 33 || PA13/SWDIO |
|- |
|- |
||
| − | | |
+ | | TCK/SWCLK || J1 || 37 || PA14/SWCLK |
|- |
|- |
||
| − | | |
+ | | TDO/SWO || J1 || 61 || PB3 |
|- |
|- |
||
| − | | |
+ | | RESET || J1 || 25 || NRST |
| − | |- |
||
| − | | RTCK || || || |
||
| − | |- |
||
| − | | TDO/SWO || || || |
||
| − | |- |
||
| − | | RESET || || || |
||
| − | |- |
||
| − | | DBGRQ || || || |
||
| − | |- |
||
| − | | 5V-Supply || || || |
||
| − | |||
|} |
|} |
||
| − | *Power the board via |
+ | *Power the board via USB (CN2 or CN3). |
* Verify the Connection with e.g. [https://wiki.segger.com/J-Link_cannot_connect_to_the_CPU#Verify_functionality_using_J-Link_Commander J-Link Commander]. The output should look as follows: |
* Verify the Connection with e.g. [https://wiki.segger.com/J-Link_cannot_connect_to_the_CPU#Verify_functionality_using_J-Link_Commander J-Link Commander]. The output should look as follows: |
||
| + | [[File:Artery_AT-START-F437_AT32F437ZMT7_connect.png|400px]] |
||
| − | '''[PICTURE OF CONNECT]''' |
||
| − | [[File:VENDOR_DEVICE_CONNECT.PNG|400px]] |
||
== Example Project== |
== Example Project== |
||
| − | The following example project was created with the SEGGER Embedded Studio project wizard and runs out-of-the-box on the |
+ | The following example project was created with the SEGGER Embedded Studio project wizard and runs out-of-the-box on the ArteryTek AT-START-F437.<br> |
| + | It is a simple Hello World sample linked into the internal flash.<br> |
||
====SETUP==== |
====SETUP==== |
||
| − | *J-Link software: V7. |
+ | *J-Link software: V7.94g |
*Embedded Studio: V7.20 |
*Embedded Studio: V7.20 |
||
| − | *Hardware: |
+ | *Hardware: ArteryTek AT-START-F437 |
| − | *Link: [[File: |
+ | *Link: [[File:Artery_AT-START-F437_AT32F437ZMT7_TestProject_ES_7V20.zip]] |
Latest revision as of 16:42, 8 February 2024
This article describes specifics for the ArteryTek AT-START-F437 evaluation board.
Preparing for J-Link
- Connect the J-Link to this pins:
| J-Link Pin | Connector | Pin | Name |
|---|---|---|---|
| VTref | J1 | 72 | VDD |
| GND | J1 | 71 | GND |
| TMS/SWDIO | J1 | 33 | PA13/SWDIO |
| TCK/SWCLK | J1 | 37 | PA14/SWCLK |
| TDO/SWO | J1 | 61 | PB3 |
| RESET | J1 | 25 | NRST |
- Power the board via USB (CN2 or CN3).
- Verify the Connection with e.g. J-Link Commander. The output should look as follows:
Example Project
The following example project was created with the SEGGER Embedded Studio project wizard and runs out-of-the-box on the ArteryTek AT-START-F437.
It is a simple Hello World sample linked into the internal flash.
SETUP
- J-Link software: V7.94g
- Embedded Studio: V7.20
- Hardware: ArteryTek AT-START-F437
- Link: File:Artery AT-START-F437 AT32F437ZMT7 TestProject ES 7V20.zip
