Difference between revisions of "ArteryTek AT32A40x"
m (Torben.scharping moved page Artery AT32A40x to ArteryTek AT32A40x) |
|||
| Line 1: | Line 1: | ||
| − | + | ArteryTek AT32A40x are Cortex-M4 based MCUs |
|
__TOC__ |
__TOC__ |
||
| Line 23: | Line 23: | ||
==Evaluation Boards== |
==Evaluation Boards== |
||
| − | *[[ |
+ | *[[ArteryTek_AT-START-A403A|Artery AT-START-A403A]] |
==Example Application== |
==Example Application== |
||
| − | *[[ |
+ | *[[ArteryTek_AT-START-A403A#Example_Project | Artery AT-START-A403A]] |
Revision as of 16:30, 8 February 2024
ArteryTek AT32A40x are Cortex-M4 based MCUs
Contents
Flash Banks
Internal Flash
| Flash Bank | Base address | Size | J-Link Support |
|---|---|---|---|
| Internal flash | 0x08000000 | 1024KB | 
|
| SPIM external flash | 0x08400000 | Up to 16 MB | 
|
The SPIM support is currently under development.
Watchdog Handling
- The watchdog is fed during flash programming.
Device Specific Handling
Reset
- The device uses normal Cortex-M reset, no special handling necessary, like described here.
