ArteryTek AT32A40x

From SEGGER Wiki
Revision as of 11:35, 8 February 2024 by Torben.scharping (talk | contribs) (Created page with "Artery AT32F40x are Cortex-M4 based MCUs __TOC__ ==Flash Banks== ===Internal Flash=== {| class="seggertable" |- ! Flash Bank || Base address !! Size || J-Link Support |- | In...")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search

Artery AT32F40x are Cortex-M4 based MCUs

Flash Banks

Internal Flash

Flash Bank Base address Size J-Link Support
Internal flash 0x08000000 1024KB YES.png
SPIM external flash 0x08400000 Up to 16 MB NO.png

The SPIM support is currently under development.

Watchdog Handling

  • The watchdog is fed during flash programming.

Device Specific Handling

Reset

  • The device uses normal Cortex-M reset, no special handling necessary, like described here.

Evaluation Boards

Example Application

Retrieved from "https://wiki.segger.com/index.php?title=ArteryTek_AT32A40x&oldid=17696"