Difference between revisions of "ArteryTek AT32F41x"
(Created page with "Artery AT32F41x are Cortex-M4 based MCUs __TOC__ ==Flash Banks== ===Internal Flash=== {| class="seggertable" |- ! Flash Bank || Base address !! Size || J-Link Support |- | In...") |
(→Evaluation Boards) |
||
| Line 19: | Line 19: | ||
==Evaluation Boards== |
==Evaluation Boards== |
||
| + | *[[Artery_AT-START-F413|Artery AT-START-F413]] |
||
*[[Artery_AT-START-F415|Artery AT-START-F415]] |
*[[Artery_AT-START-F415|Artery AT-START-F415]] |
||
Revision as of 14:41, 29 January 2024
Artery AT32F41x are Cortex-M4 based MCUs
Contents
Flash Banks
Internal Flash
| Flash Bank | Base address | Size | J-Link Support |
|---|---|---|---|
| Internal flash | 0x08000000 | Up to 256 KB | 
|
Watchdog Handling
- The watchdog is fed during flash programming.
Device Specific Handling
Reset
- The device uses normal Cortex-M reset, no special handling necessary, like described here.
